IP Library Granted Patent US 7,342,946
Granted Patent B2
US 7,342,946 · App. 10/073,570 · Granted Mar 11, 2008

Device for processing data signals, method thereof, and device for multiplexing data signals

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,342,946
App. No.
10/073,570
Granted
Mar 11, 2008
Kind
B2
Abstract

In a device for processing data signals, a storing part stores an input signal and the data signals included in the input signal are extracted from the storing part and the data signals are output at a desired output speed. Then, the data signal is output based on storage information of the input signal.

Claims (22)

1. A device for processing data signals, comprising:

a plurality of input interfaces each receiving an input signal; and

a multiplexing circuit multiplexing a plurality of output signals from the plurality of input interfaces,

wherein said each of the plurality of input interfaces comprises:

a storing part storing the input signal; and

an extracting part extracting data signals included in said input signal from said storing part and outputting said data signals to said multiplexing circuit,

wherein said extracting part receives storage state information indicating an amount of data stored in said storing part from said storing part and outputs said data signals to said multiplexing circuit based on the amount of data indicated by the storage state information.

2. The device as claimed in claim 1 , wherein:

said storing part includes a first memory part, a second memory part, and a third memory part;

said input signal is consecutively stored in an order of an arrangement of the first memory part, the second memory part, and the third memory part; and

said second memory part signals said extracting part of said storage state information of said second memory part.

3. The device as claimed in claim 1 , wherein when an empty release is notified from said storing part, said extracting part outputs said data signals, in which an invalid data signal is inserted to said input signal.

4. The device as claimed in claim 1 , wherein when an empty release is notified from said storing part, said extracting part outputs said data signals in which an invalid data signal included in said input signal is deleted.

5. The device as claimed in claim 1 , wherein said extracting part comprises:

a monitoring part monitoring said data signals from said storing part;

a data determining part determining said data signals based on a notice of said storage state information from said storing part and a notice of validity of said data signals from said monitoring part; and

an invalid data generating part generating invalid data to insert into said input signal,

wherein said invalid data generating part inserts said invalid data into said input signal in response to a determination notice from said data determining part.

6. The device as claimed in claim 1 , wherein said extracting part comprises:

a monitoring part monitoring said data signals from said storing part;

a no-data code determining part determining a no-data code based on a notice of said storage state information from said storing part and a notice of validity of said data signals from said monitoring part; and

a deleting part deleting said no-data code included in said input signal in response to a determination notice.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036037/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
CHANGE OF NAME Recorded Jun 24, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024587/0072 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021912/0340 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2002
From: OKAWA, AKIRA; KANAYAMA, TOSHIO; HAYASHI, TOSHIAKI; MIZUMOTO, KOUJI; FUKUSHIMA, HIROYUKI; OHARA, KATSUICHI
To: FUJITSU LIMITED
Reel/Frame 012596/0395 →