IP Library Granted Patent US 6,954,321
Granted Patent B2
US 6,954,321 · App. 10/080,448 · Granted Oct 11, 2005

Method and apparatus for improved read-to-write transition time for a magneto-resistive head

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,954,321
App. No.
10/080,448
Granted
Oct 11, 2005
Kind
B2
Abstract

Magneto-Resistive (MR) head read/write channel ( 400 ) provides timer ( 421 ), detector ( 433 ) and amplifier ( 432 ) to reduce the amount of time required to transition from read mode to write mode. Controller ( 410 ) issues the write command (WGATE) to signal a pending mode change from read to write mode. While read/write channel ( 400 ) remains in read mode, timer ( 421 ) begins a configurable countdown sequence, which allows Arm Electronics ( 430 ), except for a final output stage of amplifier ( 432 ), to power up in preparation for write mode. Once timer ( 421 ) has reached terminal count, signal (CHWGATE) is de-asserted, which causes write channel ( 422 ) to warm up. After warm up, write channel ( 422 ) writes serial data (WRITE DATA) to detector ( 433 ). Still in read mode, detector ( 433 ) detects the presence of WRITE DATA from write channel ( 422 ) and asserts signal (AEWGATE). The assertion of signal (AEWGATE) cancels read mode and enables amplifier ( 432 ) to source current to MR head ( 440 ) in response to WRITE DATA to begin a fully operational write mode.

Claims (62)

1. A data storage device, comprising:

media for storing data signals thereon;

an actuator for positioning a write head relative to the media;

a controller coupled to provide a control signal and the data signals, wherein the write head comprises:

a data channel coupled to receive the control and data signals and coupled to start a timer upon receipt of the control signal, wherein the data channel is coupled to provide a write signal upon expiration of the timer; and

a write amplifier coupled to detect the write signal and coupled to provide a flux inducing signal in response to the write signal upon detection of the write signal.

2. The data storage device of claim 1 , wherein the control signal starts a warm-up period for the data channel and write amplifier.

3. The data storage device of claim 2 , wherein the warm-up period expires when the write signal is provided.

4. The data storage device of claim 3 , wherein the write amplifier comprises:

a detector coupled to receive the write signal and coupled to assert an enable signal upon detection of the write signal; and

a final write stage coupled to receive the write signal and coupled to provide the flux inducing signal after assertion of the enable signal.

5. The data storage device of claim 4 , wherein the final write stage comprises:

a first transistor pair coupled to receive the write signal and coupled to provide a first polarity of the flux inducing signal in response to a first level of the write signal;

a second transistor pair coupled to receive the write signal and coupled to provide a second polarity of the flux inducing signal in response to a second level of the write signal; and

a switch circuit coupled to prevent the flux inducing signal prior to the assertion of the enable signal and coupled to allow the flux inducing signal after the assertion of the enable signal.

6. The data storage device of claim 5 , wherein the first transistor pair comprises N-type Field Effect Transistors.

7. The data storage device of claim 5 , wherein the second transistor pair comprises N-type Field Effect Transistors.

8. A write channel of a magnetic head controller comprising:

a data channel coupled to the write channel to receive write data and a control signal and coupled to start a timer upon receipt of the control signal, wherein the data channel transmits the write data upon expiration of the timer;

a detector coupled to the write channel to detect the write data and coupled to provide a write control signal after detecting the write data; and

an amplifier coupled to the write channel to receive the write control signal and the write data and coupled to convert the write data into a magnetic head signal in response to the write control signal.

9. The write channel of claim 8 , wherein the detector comprises:

a logic circuit coupled to receive the write data and coupled to provide a detection signal upon detection of a transition of the write data; and

a memory storage device coupled to receive the detection signal and coupled to provide the write control signal.

10. The write channel of claim 9 , wherein the amplifier comprises:

a first transistor pair coupled to receive the write data and coupled to provide a first polarity of the magnetic head signal in response to a first level of the write data;

a second transistor pair coupled to receive the write data and coupled to provide a second polarity of the magnetic head signal in response to a second level of the write data; and

a switch circuit coupled to prevent the flux inducing signal prior to the assertion of the write control signal and coupled to allow the magnetic head signal after the assertion of the write control signal.

11. The write channel of claim 10 , wherein the first transistor pair comprises N-type Field Effect Transistors.

12. The write channel of claim 10 , wherein the second transistor pair comprises N-type Field Effect Transistors.

13. A write channel of a magnetic head controller, comprising:

a data channel means coupled to the write channel to receive write data and a control signal and coupled to start a timer upon receipt of the control signal, wherein the data channel means transmits the write data upon expiration of the timer;

a detector means coupled to the write channel to detect the write data and coupled to provide a write control signal after detecting the write data; and

an amplifier means coupled to the write channel to receive the write control signal and the write data and coupled to convert the write data into a magnetic head signal in response to the write control signal.

14. The write channel of claim 13 , wherein the detector comprises:

a logic circuit coupled to receive the write data and coupled to provide a detection signal upon detection of a transition of the write data; and a memory storage device coupled to receive the detection signal and coupled to provide the write control signal.

15. The write channel of claim 14 , wherein the amplifier comprises:

a first transistor pair coupled to receive the write data and coupled to provide a first polarity of the magnetic head signal in response to a first level of the write data;

a second transistor pair coupled to receive the write data and coupled to provide a second polarity of the magnetic head signal in response to a second level of the write data; and

a switch circuit coupled to prevent the magnetic head signal prior to the assertion of the write control signal and coupled to allow the flux inducing signal after the assertion of the write control signal.

16. The write channel of claim 15 , wherein the first transistor pair comprises N-type Field Effect Transistors.

17. The write channel of claim 16 , wherein the second transistor pair comprises N-type Field Effect Transistors.

18. A method of operating a write channel of a magnetic head controller comprising:

establishing a write stabilization period while remaining in a read mode of operation;

transmitting write data when the stabilization period expires;

detecting the write data to cancel the read mode of operation; and

converting the write data to a magnetic head flux signal in response to detecting the transmitted write data.

19. The method of claim 18 wherein establishing the write stabilization period comprises setting a configurable terminal count within a timer.

20. The method of claim 18 , wherein detecting the write data comprises detecting a transition in the write data.

21. The method of claim 18 , wherein converting the write data comprises:

providing a first polarity of the magnetic head flux signal in response to a first level of the write data; and

providing a second polarity of the magnetic head flux signal in response to a second level of the write data.

22. An article of manufacture comprising a program storage medium readable by a computer, the medium tangibly embodying one or more programs of instructions executable by the computer to perform a method of operating a write channel of a magnetic head controller, the method comprising:

establishing a write stabilization period while remaining in a read mode of operation;

transmitting write data when the stabilization period expires;

detecting the write data to cancel the read mode of operation; and

converting the write data to a magnetic head flux signal in response to detecting the transmitted write data.

23. The method of claim 22 wherein establishing the write stabilization period comprises setting a configurable terminal count within a timer.

24. The method of claim 22 , wherein detecting the write data comprises detecting a transition in the write data.

25. The method of claim 22 , wherein converting the write data comprises:

providing a first polarity of the magnetic head flux signal in response to a first level of the write data; and

providing a second polarity of the magnetic head flux signal in response to a second level of the write data.

Assignments (6)
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2016
From: HGST NETHERLANDS B.V.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 040820/0802 →
CHANGE OF NAME Recorded Oct 25, 2012
From: HITACHI GLOBAL STORAGE TECHNOLOGIES NETHERLANDS B.V.
To: HGST NETHERLANDS B.V.
Reel/Frame 029341/0777 →