IP Library Granted Patent US 7,139,904
Granted Patent B2
US 7,139,904 · App. 10/087,263 · Granted Nov 21, 2006

Data byte insertion circuitry

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,139,904
App. No.
10/087,263
Granted
Nov 21, 2006
Kind
B2
Abstract

A data byte insertion circuit includes circuitry to generate derivative intermediate data words from input data words of a current and a preceding cycle, repositioning data bytes of the input data words before and after data byte insertion points of the current and preceding cycles, and circuitry to generate re-aligned variants of insertion data bytes of the current cycle. The data byte insertion circuit further includes circuitry to generate a number of multi-bit data bit selection masks, and circuitry to generate an output data word by conditionally using selected parts of the derivate intermediate data words and the re-aligned variants of the insertion data bytes, in accordance with the multi-bit data bit selection masks.

Claims (5)

1. An apparatus for inserting one or more data bytes into a stream of data words, comprising:

a first circuit to generate a plurality of multi-bit data bit selection masks; and

a second circuit coupled to said first circuit to generate an output data word conditionally using selected parts of a first and a second intermediate data word generated from a first input data word of a current cycle, a third and a fourth intermediate data word generated from a second input data word of a preceding cycle, a first re-aligned variant of a first insertion data word of the current cycle, and a second re-aligned variant of a second insertion data word of the preceding cycle, in accordance with said data bit selection masks.

2. The apparatus of claim 1 , wherein said first circuitry comprises a plurality of shifters, a first plurality of logical operators correspondingly coupled to selected ones of said shifters, and a second plurality of logical operators correspondingly coupled to selected ones of said first logical operators for generating said multi-bit data bit selection masks.

3. The apparatus of claim 1 , wherein the apparatus is a selected one of an application specific integrated circuit, a micro-controller, a digital signal processor, a general purpose microprocessor, and a network processor.

Assignments (1)
MERGER Recorded Nov 6, 2015
From: NULL NETWORKS LLC
To: XYLON LLC
Reel/Frame 037057/0156 →