IP Library Granted Patent US 7,167,153
Granted Patent B2
US 7,167,153 · App. 10/097,011 · Granted Jan 23, 2007

Signal processing circuit and signal processing method of digital display

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,167,153
App. No.
10/097,011
Granted
Jan 23, 2007
Kind
B2
Abstract

When power is turned on, dummy output information stored in a non-volatile memory is issued to the digital signal processing circuit. In a dummy data processing block, and in a line memory holding data in the horizontal direction, dummy data inputted from outside is inserted into a one-line video data processed at an input signal processing block, based on the dummy output information. In this way, the video data is revised into data that is appropriate for each display, based on the dummy output information. Then the one-line video data including the dummy data is inputted into the output signal processing block, and is latched by the output signal processing block, and outputted to each of the data drivers as a data driver output signal, at the same time.

Claims (29)

1. A signal processing circuit for a data driver of a digital display, comprising:

an input signal processing block which receives an input video signal and outputs a line video data corresponding to a line of said input video signal;

a dummy information memory for keeping therein dummy information representing a location of at least one dummy output terminal of said data driver;

a dummy data processing block which

receives said line video data, output from said input signal processing block, and said dummy information,

inserts dummy data into said line video data to create combined data based on said dummy information, and

outputs the combined data; and

an output signal processing block which receives said combined data, output from said dummy data processing block, and outputs said combined data through a plurality of output terminals of the output signal processing block as a signal for the data driver driving the digital display;

wherein a location of the dummy data in the combined data corresponds to a location of a dummy output terminal which is not connected to an electrode of the digital display, among a plurality of output terminals of the data driver; and

wherein the combined data output from the dummy data processing block remains unchanged until the combined data is supplied to the data driver.

2. The signal processing circuit of a digital display according to claim 1 , wherein said dummy information is stored in an external storage apparatus and output therefrom to said dummy data processing block.

3. The signal processing circuit of a digital display according to claim 1 , wherein said dummy information received by said dummy data processing block includes said dummy data.

4. The signal processing circuit of a digital display according to claim 2 , wherein said dummy information output by said external storage apparatus includes said dummy data.

5. The signal processing circuit of a digital display according to claim 1 , wherein

said video data output by said input signal processing block comprises a plurality of one-line video signals, and

said dummy data is inserted into each of said one-line video signals.

6. A signal processing method of a digital display for transforming an inputted line video signal into a signal for a data driver driving a digital display panel, comprising:

preparing dummy information representing a location of at least one dummy output terminal of said data driver;

receiving said inputted line video signal and said dummy information;

inserting dummy data into said inputted line video signal to create combined data based on said dummy information;

outputting said combined data as a signal for the data driver driving the digital display;

wherein a location of the dummy data in the combined data corresponds to a location of a dummy output terminal which is not connected to an electrode of the digital display, among a plurality of output terminals of the data driver; and

wherein the combined data, after inserting the dummy data into the inputted video signal, remains unchanged until the combined data is supplied to the data driver.

7. The signal processing method of a digital display according to claim 6 , wherein said dummy information is stored in an external storage apparatus.

8. The signal processing method of a digital display according to claim 6 , wherein said dummy information includes said dummy data.

9. The signal processing method of a digital display according to claim 7 , wherein said dummy information includes said dummy data.

10. The signal processing method of a digital display according to claim 6 , wherein

said video signal comprises a plurality of one-line video signals, and

said dummy data is inserted into each of said one-line video signals.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 15, 2009
From: PIONEER CORPORATION (FORMERLY CALLED PIONEER ELECTRONIC CORPORATION)
To: PANASONIC CORPORATION
Reel/Frame 023234/0173 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2005
From: PIONEER PLASMA DISPLAY CORPORATION
To: PIONEER CORPORATION
Reel/Frame 016334/0922 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2004
From: NEC PLASMA DISPLAY CORPORATION
To: PIONEER PLASMA DISPLAY CORPORATION
Reel/Frame 016038/0801 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2004
From: NEC CORPORATION
To: NEC PLASMA DISPLAY CORPORATION
Reel/Frame 015924/0751 →