IP Library Granted Patent US 7,068,739
Granted Patent B1
US 7,068,739 · App. 10/113,107 · Granted Jun 27, 2006

Method and system for providing a binary demodulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,068,739
App. No.
10/113,107
Granted
Jun 27, 2006
Kind
B1
Abstract

One embodiment of the present invention enables a low performance and low cost microprocessor (or microcontroller) to perform binary demodulation of analog communication signals. Within the present embodiment, three techniques may be utilized to enable this functionality. For example, an analog-to-digital converter sampling rate technique is utilized with an incoming modulated analog communication signal. This sampling rate technique is able to eliminate the need for any reference sine and/or cosine waves during the demodulation process. Next, utilizing sample values produced by the sampling rate technique, a continuous-time sum of products calculation is performed by a central processing unit (CPU) of the microprocessor or microcontroller. The results of the continuous-time calculation then enables the present embodiment to demodulate the binary modulated analog signal. An optional digital low pass filter may also be implemented in order to eliminate situations where a false detection of frequency may happen.

Claims (35)

1. A method for demodulating a modulated analog signal without utilizing a reference waveform, said method comprising:

receiving said modulated analog signal comprising a carrier frequency;

sampling the received modulated analog signal at a rate substantially equal to a multiple of said carrier frequency producing samples;

multiplying each of said samples by its previous sample resulting in products;

adding each of said products to its previous product producing a result; and

utilizing said result to demodulate said modulated analog signal without utilizing said reference waveform.

2. The method as described in claim 1 wherein said modulated analog signal comprises a Frequency Shift Keying (FSK) modulated signal.

3. The method as described in claim 1 wherein said multiple is four.

4. The method as described in claim 1 wherein said utilizing further comprises utilizing a low pass filter.

5. The method as described in claim 1 wherein said samples are each separated by an interval of substantially 90 degrees.

6. The method as described in claim 1 wherein said samples are each separated by an odd whole number multiple of substantially 90 degrees.

7. The method as described in claim 1 wherein said sampling said modulated analog signal is performed by an analog-to-digital converter.

8. The method as described in claim 1 wherein said utilizing is performed by a microprocessor or a microcontroller.

9. A computer-usable medium having computer-readable code embodied therein for causing a computing device to perform a method comprising:

receiving a binary modulated analog signal comprising a carrier frequency;

sampling the received binary modulated analog signal at a rate substantially equal to a multiple of said carrier frequency producing sample values;

multiplying each of said sample values by its previous sample value resulting in product values;

adding each of said product values to its previous product value producing a result; and

utilizing said result to demodulate said binary modulated analog signal without utilizing a reference waveform.

10. The computer-usable medium of claim 9 wherein said binary modulated analog signal comprises a Frequency Shift Keying (FSK) modulated signal.

11. The computer-usable medium of claim 9 wherein said multiple is four.

12. The computer-usable medium of claim 9 wherein said utilizing further comprises utilizing a low pass filter.

13. The computer-usable medium of claim 9 wherein said sample values are each separated by an interval of substantially 90 degrees.

14. The computer-usable medium of claim 9 wherein said sample values are each separated by an odd integer multiple of substantially 90 degrees.

15. The computer-usable medium of claim 9 wherein said sampling is performed by an analog-to-digital converter of said computing device.

16. The computer-usable medium of claim 15 wherein said computing device comprises a microcontroller or a microprocessor that comprises said analog-to-digital converter.

17. A system for demodulating a modulated analog signal without utilizing a reference waveform, said system comprising:

an analog-to-digital converter for receiving and sampling said modulated analog signal, said modulated analog signal comprises a carrier frequency, said analog-to-digital converter for sampling said modulated analog signal at a rate substantially equal to a multiple of said carrier frequency producing samples; and

a processor coupled to said analog-to-digital converter for receiving said samples, for multiplying each of said samples by its previous sample resulting in products, for adding each of said products to its previous product producing a result, and for utilizing said result to demodulate said modulated analog signal without utilizing said reference waveform.

18. The system of claim 17 wherein said modulated analog signal comprises a Frequency Shift Keying (FSK) modulated signal.

19. The system of claim 17 wherein said multiple is four.

20. The system of claim 17 wherein said processor utilizes a low pass filter with said result to demodulate said modulated analog signal without utilizing said reference waveform.

21. The system of claim 17 wherein said samples are each separated by an interval of substantially 90 degrees.

22. The system of claim 17 wherein said samples are each separated by an odd whole number multiple of substantially 90 degrees.

23. The system of claim 17 wherein said analog-to-digital converter and said processor are part of a microprocessor or a microcontroller.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2002
From: BORDUI, DAVID
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 012756/0115 →