IP Library Granted Patent US 7,164,310
Granted Patent B1
US 7,164,310 · App. 10/121,570 · Granted Jan 16, 2007

Systems and apparatus for digital control of bias for transistors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,164,310
App. No.
10/121,570
Granted
Jan 16, 2007
Kind
B1
Abstract

The present invention is directed toward a system and apparatus for digitally controlling a bias control signal for at least one transistor. The present invention provides for software writable registers that control the bias control signal. The present invention further provides for the bias control signal to be temperature compensated based upon a temperature signal and a temperature profile stored in software writable registers. The present invention further provides for software control of the initialization and configuration of the bias control signal through stored program control of the values in the software writable registers.

Claims (14)

1. A transistor bias control unit comprising:

a first digital to analog converter (DAC), including a software writable first register, for converting a coarse bias control value in the first register to produce a first analog bias signal;

a buffer coupled to the first DAC for producing a bias control signal,

a temperature compensator for receiving a temperature signal and, responsive thereto, generating a fine bias control value;

a second DAC coupled to the temperature compensator for converting the fine bias control value to produce a second analog bias signal; and

a summer interposed the buffer and the first and second DACs for summing the first and second analog bias signals for output to the buffer.

2. The bias control device of claim 1 , where the temperature compensator comprises:

a slope register for storing at least a first slope value, where the slope register is software writable; and

a logic circuit coupled to the slope register, where the logic circuit receives the temperature signal and generates the fine bias control value using the first slope value.

3. The bias control device of claim 2 , where the temperature compensator further includes:

a temperature breakpoint register for storing a temperature breakpoint value, where the temperature breakpoint register is software writable; and

where the slope register is further configured to store a second slope value; and

the logic circuit is coupled to the temperature breakpoint register and is further configured to generate the fine bias control value using the second slope value when the temperature signal exceeds the temperature breakpoint value.

4. The bias control device of claim 1 , the transistor bias control unit further including a switch controlled by a software writable register, where the switch is configured to select between an internally generated temperature signal and an externally provided temperature signal for input to the temperature compensator.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2008
From: SILIBON LABS INTEGRATION, INC.
To: SILICON LABORATORIES INC.
Reel/Frame 021785/0958 →
CHANGE OF NAME Recorded Oct 6, 2008
From: INTEGRATION ASSOCIATES INCORPORATED
To: SILICON LABS INTEGRATION, INC.
Reel/Frame 021658/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2002
From: NAULEAU, JEAN-LUC; ERDELYI, JANOS; MCCALPIN, WILLIAM H.
To: INTEGRATION ASSOCIATES INC.
Reel/Frame 013042/0794 →