IP Library Granted Patent US 6,548,896
Granted Patent Utility
US 6,548,896 · Confirmation No. 8249

METHOD OF REDUCING SHEAR STRESSES ON IC CHIPS AND STRUCTURE FORMED THEREBY

Inventor: Renato Guida
⬇ PDF
Code Description Pages PDF
2002-05-20 TRNA Transmittal of New Application 3 View
2002-05-20 SPEC Specification 6 View
2002-05-20 CLM Claims 4 View
2002-05-20 ABST Abstract 1 View
2002-05-20 DRW Drawings-only black and white line drawings 2 View
2002-05-20 OATH Oath or Declaration filed 2 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,548,896
App. No.
10/150,868
Filed
2002-05-20
Granted
2003-04-15
Pub. No.
US20020137253A1
Art Unit
2815
PTA
0 days