IP Library Granted Patent US 7,277,437
Granted Patent B1
US 7,277,437 · App. 10/153,137 · Granted Oct 2, 2007

Packet classification method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,277,437
App. No.
10/153,137
Granted
Oct 2, 2007
Kind
B1
Abstract

According to one embodiment, a network hardware machine is disclosed. The network hardware machine includes a central processing unit (CPU) that processes data packets received at the network hardware machine, and a classifier, coupled to the CPU, that classifies the packets prior to the packets being received at the CPU.

Claims (27)

1. A network hardware machine, comprising:

a central process unit (CPU) that processes data packets received at the network hardware machine;

a classifier, coupled to the CPU, that classifies the packets prior to the packets being received at the CPU, wherein the classifier provides an index to a memory device external to the classifier and the CPU, the index containing instructions for the CPU as to how the packet is to be edited;

a pre-classifier, coupled to the classifier, that extracts a classifier key and a forwarding key from packets received at the network hardware machine;

a forwarding engine, coupled to the pre-classifier, that determines where the packet is to be transmitted; and

the memory device coupled to the classifier and the forwarding engine.

2. The network hardware machine of claim 1 wherein the classifier and the forwarding engine indicate how the packet is to be processed at the CPU.

3. The network hardware machine of claim 2 wherein the classifier determines a flow index for the received packets based upon a source address and a destination address.

4. The network hardware machine of claim 3 wherein the classifier determines the priority of the packets by indicating an index to a location in the memory device that contains the priority of the packet.

5. The network hardware machine of claim 1 wherein the classifier is a content addressable memory (CAM) which outputs an index.

6. The network hardware machine of claim 1 wherein the classifier is a fast cycle random access memory (FCRAM) which outputs an index.

7. The network hardware machine of claim 2 wherein the forwarding engine looks up a forwarding key to find an index to the memory device that will provide the instructions for the route for the packet.

8. The network hardware machine of claim 7 wherein the index provides instructions on how to route the packets.

9. The network hardware machine of claim 7 wherein the forwarding engine provides a code which indicates how the CPU is to edit the packets.

10. The network hardware machine of claim 1 wherein the CPU includes one or more packet editors.

11. A method, comprising:

receiving a data packet at a network hardware machine;

extracting a classifier key at a pre-classifier;

classifying the packet at a classifier; and

processing the data packet at a central processing unit (CPU), wherein the classifier provides an index to a memory device external to the classifier and the CPU, the index containing instructions for the CPU to process the packet and wherein the classifying of the packet further including,

determining a flow index for the packet based upon a source address and a destination address;

determining the priority of the packet by indicating an index to a location in the memory device that includes the priority of the packet; and

providing an index to the memory device that includes instructions to the CPU as to how the packet is to be edited.

12. The method of claim 11 further comprising:

extracting a forwarding key at the pre-classifier; and

determining the destination of the packet at a forwarding engine based upon the forwarding key.

13. The method of claim 12 further comprising the forwarding engine finding an index to the memory device that provides instructions for the route for the packet.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2006
From: TREPTON RESEARCH GROUP
To: ALTERA CORPORATION
Reel/Frame 017663/0326 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2004
From: PROPULSION NETWORKS, INC.
To: TREPTON RESEARCH GROUP, INC.
Reel/Frame 014632/0242 →