IP Library Granted Patent US 7,463,626
Granted Patent B2
US 7,463,626 · App. 10/155,517 · Granted Dec 9, 2008

Phase and frequency drift and jitter compensation in a distributed telecommunications switch

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,463,626
App. No.
10/155,517
Granted
Dec 9, 2008
Kind
B2
Abstract

Methods and apparatus for phase and frequency drift and jitter compensation in a distributed switch which carries both TDM and packet data are disclosed. The methods include the insertion of programmable fill times at different stages of the switch to allow buffers to fill, driving service processors (line cards) with different clocks and synchronizing the service processors (line cards) to the switch fabric, providing redundant switch fabric clocks and methods for automatically substituting one of the redundant clocks for a clock which fails, providing redundant switch fabrics each having a different clock and methods for automatically substituting one switch fabric for the other when one fails. The apparatus of the invention includes a plurality of service processors (line cards), switch elements and clock generators. An exemplary clock generator based on an FPGA is also disclosed.

Claims (22)

1. A method for arbitrating bandwidth in a communications switch, comprising:

generating a repeating data frame having a plurality of rows;

making requests during row N for space in row N+1, where N is an integer;

buffering a predetermined number of requests; and

granting one or more of the buffered requests based on priority.

2. A method according to claim 1 , wherein:

said buffering the predetermined number of requests comprises buffering a predetermined even number of requests.

3. A method according to claim 1 , wherein:

x bits of requests are interleaved with y bits of data, where x and y are integers, and said buffering the predetermined number of requests includes setting a buffer fill time to a multiple of x+y bits.

4. A method according to claim 1 , wherein:

the switch is a multistage switch, and

said buffering the predetermined number of requests is performed at each stage of the switch.

5. A method according to claim 4 , wherein:

the same number of requests are buffered at each stage of the switch.

6. A system comprising:

a first service processor to generate a repeating data frame having a plurality of rows;

a switch fabric coupled with the first service processor and having a first switch element configured

to receive at least a portion of the repeating data frame,

to buffer, for a predetermined period of time, one or more request elements of the received portion of the repeating data frame, and

to transmit at least a first request element of the one or more buffered request elements based at least in part on a priority of the first request element, wherein the first request element is in row N of the plurality of rows, where N is an integer, and requests an allocation for row N+1; and

a second service processor coupled with the switch fabric to receive at least the first request element from the switch fabric, to generate a grant based at least in part on the first request element, and to transmit the grant to the first service processor through the switch fabric.

7. The system of claim 6 , wherein the predetermined period of time is based at least in part on an electrical distance between the first service processor and the second service processor.

Assignments (10)
MERGER Recorded Sep 29, 2015
From: TR TECHNOLOGIES FOUNDATION LLC
To: F. POSZAT HU, L.L.C.
Reel/Frame 036682/0948 →
TO CORRECT ORIGINAL ASSIGN CVR SHEET Recorded Oct 1, 2010
From: ROY, SUBHASH C.; RENAULT, MICHAEL M.; TOEBES, DAVID K.; BENOIT, STEVEN E.
To: OPAL ACQUISITION CORPORATION
Reel/Frame 025082/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2010
From: TOEBES, DAVID K.
To: OPAL ACQUISITION CORPORATION
Reel/Frame 025082/0990 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2008
From: TRANSWITCH CORPORATION
To: TR TECHNOLOGIES FOUNDATION LLC
Reel/Frame 020785/0974 →
CONFIRMATORY ASSIGNMENT Recorded Mar 3, 2008
From: ROY, SUBHASH C.; RENAULT, MICHAEL M.; TOEBES, DAVID K.; BENOIT, STEVEN E.
To: TRANSWITCH CORPORATION; OPAL ACQUISITION CORPORATION
Reel/Frame 020591/0168 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2008
From: OPAL ACQUISITION CORPORATION
To: TRANSWITCH CORPORATION
Reel/Frame 020571/0457 →
MERGER Recorded Feb 26, 2008
From: ONEX COMMUNICATIONS CORPORATION
To: OPAL ACQUISITION CORPORATION
Reel/Frame 020555/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2002
From: TOEBES, DAVID K.
To: OPAL ACQUISTION CORPORATION
Reel/Frame 013197/0774 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2002
From: ROY, SUBHASH C.; BENOIT, STEVEN E.; RENAULT, MICHAEL M.
To: OPAL ACQUISITION CORPORATION
Reel/Frame 013198/0754 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2002
From: ZHOVNIROVSKY, IGOR
To: OPAL ACQUISITION CORPORATION
Reel/Frame 013199/0124 →