IP Library Granted Patent US 7,286,174
Granted Patent B1
US 7,286,174 · App. 10/162,107 · Granted Oct 23, 2007

Dual storage node pixel for CMOS sensor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,286,174
App. No.
10/162,107
Granted
Oct 23, 2007
Kind
B1
Abstract

A sensor includes control circuitry and a pixel. The pixel includes a photo site, a first storage node and a second storage node. The control circuitry causes the pixel to transfer a first collected signal from the photo site to the first storage node during a first period, to transfer a second collected signal from the photo site to the second storage node during a second period that follows the first period, and to transfer the first and second collected signals out of the pixel during a third period that follows the second period.

Claims (18)

1. A sensor comprising:

a pixel that includes a first storage node, a second storage node and a photo detector that is one of a photodiode and a pinned photodiode; and

control circuitry to transfer a first collected signal from the photo detector to the first storage node during a first period, to transfer a second collected signal from the photo detector to the second storage node during a second period, and to transfer the first and second collected signals out of the pixel during a third period that follows the second period,

wherein the first storage node includes a first charge holding capacitor, a first charge transfer gate, and a first reset gate coupled to the first charge holding capacitor, the first charge transfer gate being coupled between the first charge holding capacitor and the photo detector,

wherein the second storage node includes a second charge holding capacitor, a second charge transfer gate and a second reset gate coupled to the second charge holding capacitor, the second charge transfer gate being coupled between the second charge holding capacitor and the photo detector,

wherein the first reset gate is coupled between the first charge holding capacitor and a first reset signal,

wherein the control circuitry is coupled to the first reset gate of the first storage node to provide a first reset gate control signal, and

wherein the control circuitry controls a potential of the first reset signal to be less than a potential of the first reset gate control signal minus a transistor threshold voltage.

2. The sensor of claim 1 , wherein the potential of the first reset gate control signal differs from the potential of the first reset signal by the transistor threshold voltage.

3. A sensor comprising:

a pixel that includes an output buffer, a first storage node, a second storage node and a photo detector that is one of a photodiode and a pinned photodiode; and

control circuitry to transfer a first collected signal from the photo detector to the first storage node during a first period, to transfer a second collected signal from the photo detector to the second storage node during a second period, and to transfer the first and second collected signals out of the pixel during a third period that follows the second period,

wherein the first storage node includes a first charge holding capacitor and an output voltage switch coupled between the first charge holding capacitor and the output buffer,

wherein the second storage node includes a second charge holding capacitor and an output voltage switch coupled between the second charge holding capacitor and the output buffer,

wherein the reset gate is coupled between the input of the output buffer and a reset signal,

wherein the control circuitry is coupled to the reset gate to provide a reset gate control signal, and

wherein the control circuitry controls a potential of the reset signal to be less than a potential of the reset gate control signal minus a threshold voltage.

4. The sensor of claim 3 , wherein the potential of the reset gate control signal differs from the potential of the reset signal by a transistor threshold voltage.

Assignments (3)
MERGER Recorded Jan 4, 2019
From: TELEDYNE DALSA, INC.
To: TELEDYNE DIGITAL IMAGING, INC.
Reel/Frame 047908/0135 →
MERGER Recorded Mar 14, 2012
From: DALSA, INC.
To: TELEDYNE DALSA, INC.
Reel/Frame 027865/0605 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 13, 2002
From: WEALE, GARETH P.; SMITH, CHARLES R.; FOX, ERIC C.; DYKAAR, DOUGLAS R.; SONDER, MATTHIAS; LI, BINQIAO
To: DALSA, INC.
Reel/Frame 013196/0235 →