IP Library Granted Patent US 7,078,334
Granted Patent B1
US 7,078,334 · App. 10/163,970 · Granted Jul 18, 2006

In situ hard mask approach for self-aligned contact etch

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,078,334
App. No.
10/163,970
Granted
Jul 18, 2006
Kind
B1
Abstract

According to one embodiment, a method ( 100 ) may include forming a first insulating layer over a semiconductor substrate (step 102 ), forming a hard mask layer (step 104 ), and forming a photoresist etch mask having a thickness of less than about 4,000 angstroms (step 106 ). Such a reduced thickness may conventionally lead to uncontrolled etching and/or may require multiple steps to ensure feature formation. A method ( 100 ) may further include etching an opening through at least one half the thickness of the hard mask layer to form a hard mask (step 108 ) and etching through a first insulating layer without first removing a photoresist layer (step 110 ). Such etching can essentially consume a photoresist layer, however controllability can be maintained as etching may continue with a hard mask in place.

Claims (22)

1. A method, comprising:

etching through a non-resist mask layer to form a hard etch mask comprising undoped silicon dioxide and having at least one opening below a photoresist layer opening, the photoresist layer having a thickness of less than about 4000 angstroms; and

etching through a first insulating layer, formed below the non-resist mask layer, with the photoresist layer and hard etch mask as an etch mask, without first removing the photoresist layer.

2. The method of claim 1 , wherein:

the photoresist layer has an initial thickness of less than about 3500 angstroms.

3. The method of claim 1 , wherein:

the photoresist layer has a minimum achievable feature size of less than 0.2 micron.

4. The method of claim 1 , wherein:

the first insulating layer comprises silicon dioxide having a higher dopant concentration than the hard etch mask.

5. A self-aligned contact etch method, comprising the steps of:

etching through at least a portion of a second insulating layer with predominantly carbon tetrafluoride (CF 4 ) as a reactant gas to form a hard etch mask; and

etching a contact hole through a first insulating layer substantially without CF 4 as a reactant gas, with an etch mask comprising a photoresist layer having an initial thickness less than 4,000 angstroms formed over the hard etch mask.

6. The self-aligned contact etch method of 5 , wherein:

the photoresist layer has an initial thickness of less than 3500 angstroms.

7. The self-aligned contact etch method of 5 , further including:

etching through at least a portion of the second insulating layer to form the hard etch mask with first etch parameters; and

etching through at least a portion of the first insulating layer with second etch parameters that are different than the first etch parameters.

8. The self-aligned contact etch method of claim 7 , wherein:

the first etch parameters include reactive ion etching with tetafluoroethane (C 2 H 2 F 4 ) as a reactant gas flowing at a first rate; and

the second etch parameters include reactive ion etching with (C 2 H 2 F 4 ) as a reactant gas flowing a second flow rate greater than the first flow rate.

9. The self-aligned contact etch method of claim 5 , wherein:

the first and second insulating layers comprise silicon dioxide, the first insulating layer having a higher dopant concentration than the second insulating layer.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2022
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES LLC
Reel/Frame 059721/0467 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2002
From: CHOWDHURY, SAURABH DUTTA; SEDIGH, MEHRAN; YANG, CHAN LON; GOPALAN, PRABHU
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 013140/0647 →