IP Library Granted Patent US 6,944,717
Granted Patent B2
US 6,944,717 · App. 10/193,755 · Granted Sep 13, 2005

Cache buffer control apparatus and method using counters to determine status of cache buffer memory cells for writing and reading data therefrom

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,944,717
App. No.
10/193,755
Granted
Sep 13, 2005
Kind
B2
Abstract

Methods for controlling and storing data in a cache buffer in a storage apparatus having a nonvolatile memory medium are disclosed. Memory cells are logically divided into a plurality of pages. An open status is registered in a counter for each page that has at least some (and usually all) memory cells available to store new data. A full status is registered in the counter for each page that does not have memory cells that are available to store new data. New data is stored in pages having the open status in the counter. The pages can be weighted according to the read command rate and prioritized for reading and writing purposes.

Claims (25)

1. A method for storing data in a cache buffer in a storage apparatus having a nonvolatile memory medium, the cache buffer having a plurality of volatile memory cells, comprising the steps of:

logically dividing the memory cells into a plurality of pages,

registering an open status in a counter for each page in which all memory cells are available to store new data,

registering a full status in the counter for each page that does not have memory cells available to store new data,

storing the new data in pages having the open status,

searching for empty space by checking values of page counters provided for the respective pages; and

calculating a read command rate from a command history.

2. The method of claim 1 including a step of determining a weight rate from the read command rate.

3. The method of claim 2 including a step of assigning the weight rate to shadow counters provided for the respective pages.

4. The method of claim 1 including a step of executing a free area search operation after a data transfer operation is stopped, where previously searched empty space contains data.

5. The method of claim 4 including a step of changing a search pattern to a different search pattern.

6. A method for controlling a cache buffer, comprising the steps of:

determining if pages are open status or not based upon values of page counters provided for respective pages comprised of plural continuous memory cells in the cache buffer,

storing data into the pages determined to have open status in the step of determining;

searching for empty space by checking values of page counters provided for the respective pages; and

calculating a read command rate from a command history.

7. The method of claim 6 wherein during storing write data of write commands of sequential access, where the cache buffer becomes full, prioritizing data write operations of write data of sequential access write commands.

8. A control apparatus for a disk drive having a cache memory, the cache memory being comprised of memory cells, the memory cells being logically divided into a plurality of pages, comprising:

page counters provided for the respective pages to indicate whether or not the respective pages have an open or full status, the open status indicating that new data can be stored in the respective page, and the full status indicating that new data cannot be stored in the respective page;

a controller that updates the values of the page counters dependent upon completion of transfer of data stored in the pages; and

wherein the control apparatus further comprises shadow counters provided for the respective pages to calculate a read command rate.

9. The control apparatus of claim 8 comprising means for calculating the read command rate from the shadow counters.

10. The control apparatus of claim 8 comprising means for determining weight rate based upon the calculated read command rate.

11. The control apparatus of claim 8 comprising means for storing data into pages of the cache buffer having the open status.

12. The control apparatus of claim 8 comprising means for changing priority of data write operations of write data of sequential access write commands where the cache buffer becomes full during storing write data of write commands of sequential access.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2012
From: TOSHIBA STORAGE DEVICE CORPORATION
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 027590/0695 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2009
From: FUJITSU LIMITED
To: TOSHIBA STORAGE DEVICE CORPORATION
Reel/Frame 023861/0881 →