IP Library Granted Patent US 6,876,036
Granted Patent B2
US 6,876,036 · App. 10/202,246 · Granted Apr 5, 2005

Device for measuring parameters of an electronic device

Assignee: Koninklijke Philips Electronics N.V.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,876,036
App. No.
10/202,246
Granted
Apr 5, 2005
Kind
B2
Abstract

The inherent capacitance between the substrate and the drain of an SOI device is utilized as part of a circuit. The substrate is connected to a sensing pin brought external to the chip, and other electronic components are hooked up to form a circuit that includes and operates with the inherent capacitance between the substrate and the drain.

Claims (7)

1. An electronic device having a source, a gate and a drain, said electronic device being on a substrate, said electronic device and substrate being within a chip having external pins, said substrate being connected electrically to an external pin and not being connected to said source, and wherein a capacitance between the drain and the substrate further comprises a sensing mechanism.

2. The device of claim 1 further comprising a resistor connected between said substrate and said source, said resistor being internal to said chip.

3. The device of claim 2 wherein said resistor is connected at a common point to said substrate and to at least one logic gate for monitoring electrical activity at said point.

4. A semiconductor device comprising a conducting substrate layer, a semiconductor layer on the substrate layer, and a drain, said semiconductor device being on a chip and including a pin connected to the substrate layer and not to a source and extending to a point external to said chip, and wherein a capacitance between the drain and the substrate further comprises a sensing mechanism.

5. The semiconductor of claim 4 further comprising at least one logic gate connected to said point external to said chip.

6. The semiconductor device of claim 4 further comprising a resistor on said chip and connected between said source and said substrate.

7. The semiconductor device of claim 6 further comprising a measuring apparatus connected thereto.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2020
From: SILERGY CORP.
To: SILERGY SEMICONDUCTOR (HONG KONG) LTD.
Reel/Frame 054791/0027 →
PATENT RELEASE Recorded Jun 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039070/0577 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 18, 2016
From: NXP B.V.
To: SILERGY CORP.
Reel/Frame 038305/0779 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2006
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 018635/0787 →
Continuity (2)
Division 0963376100 · Aug 7, 2000
Related Publication 20030016047A1 · Jan 23, 2003