IP Library Granted Patent US 7,359,520
Granted Patent B2
US 7,359,520 · App. 10/214,350 · Granted Apr 15, 2008

Directional audio signal processing using an oversampled filterbank

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,359,520
App. No.
10/214,350
Granted
Apr 15, 2008
Kind
B2
Abstract

A directional signal processing system for beamforming information signals. The system includes an oversampled filterbank, which has an analysis filterbank for transforming the information signals in time domain into channel signals in transform domain, a synthesis filterbank and a signal processor. The signal processor processes the outputs of the analysis filterbank for beamforming the information signals. The synthesis filterbank transforms the outputs of the signal processor to a single information signal in time domain.

Claims (87)

1. A directional signal processing system for beamforming a plurality of information signals, said directional signal processing system comprising:

a plurality of microphones;

an analog-to-digital convertor for converting a plurality of said information signals from said microphones to a plurality of digital information signals;

an oversampled filterbank comprising at least one analysis filterbank for transforming said digital information signals in time domain into a plurality of channel signals in transform domain, and one synthesis filterbank, said oversampled filterbank being a weighted-overlap-add (WOLA) filterbank, said channel signal being a complex-valued, demodulated time-frequency signal;

a signal processor for processing the outputs of said analysis filterbank for beamforming said information signals, said synthesis filterbank transforming the outputs of said signal processor to a single digital information signal in time domain;

a post-filter provided between said signal processor and said synthesis filterbank;

a controller for controlling said post-filter; and

a digital-to-analog convertor for converting said single digital information signal to an analog information signal, and at least one of the following: a voice activity detector operably coupled to at least one of said signal processor and controller; a target-to-jammer ration estimator operably coupled to at least one of said signal processor and controller; a signal-to-noise ration estimator operably coupled to at least one of said signal processor and said controller; a combination matrix provided between said analog-to-digital converter and said analysis filterbank for pre-processing of said information signals in time domain; an active noise processor comprising a microphone and a loop filter.

2. A directional processing system as claimed in claim 1 , wherein said controller controls said post-filter based on the outputs of at least one of any of the following:

said voice activity detector;

said target-to-jammer ratio estimator;

said signal-to-noise ratio estimator.

3. A directional processing system as claimed in claim 1 , wherein said controller controls said post-filter based on the outputs of at least one of any of the following:

said voice activity detector;

said target-to-jammer ratio estimator;

said signal-to-noise ratio estimator.

4. A directional processing system as claimed in claim 1 , wherein said combination matrix is a FIR filter.

5. A directional processing system as claimed in claim 1 , wherein said combination matrix is a FIR filter.

6. A directional processing system as claimed in claim 1 , wherein said combination matrix is an IIR filter.

7. A directional processing system as claimed in claim 1 , wherein said combination matrix is an IIR filter.

8. A directional processing system as claimed in claim 1 , wherein said signal processor comprises:

at least one multiplier for multiplying the outputs of said analysis filterbank with at least one weight factor; and

at least one summation circuit for summing the outputs of said multiplier to form the channel signals.

9. A directional processing system as claimed in claim 1 , wherein said signal processor further comprises:

at least one multiplier for multiplying the outputs of said analysis filterbank with at least one weight factor; and

at least one summation circuit for summing the outputs of said multiplier to form the channel signals.

10. A directional processing system as claimed in claim 8 , wherein said signal processor further comprises an adaptive processor for adjusting said weight factor based on a feedback adaptive processing.

11. A directional processing system as claimed in claim 9 , wherein said signal processor further comprises an adaptive processor for adjusting said weight factor based on a feedback adaptive processing.

12. A directional processing system as claimed in claim 10 , wherein said adaptive processor adjusts said weight factor based on the outputs of at least one of any of the following:

a voice activity detector;

a target-to-jammer ratio estimator;

a signal-to-noise ratio estimator.

13. A directional processing system as claimed in claim 11 , wherein said adaptive processor adjusts said weight factor based on the outputs of at least one of any of the following:

said voice activity detector;

said target-to-jammer ratio estimator;

said signal-to-noise ratio estimator.

14. A directional processing system as claimed in claim 1 , wherein said signal processor comprises a module for maintaining a linear phase response for filtering the complex-valued, demodulated time-frequency signal.

15. A directional signal processing system for beamforming a plurality of information signals, said directional signal processing system comprising:

a plurality of microphones;

an analog-to-digital convertor for converting said information signals from said microphones to a plurality of digital information signals;

an oversampled filterbank comprising at least one analysis filterbank for transforming said digital information signals in time domain into a plurality of channel signals in transform domain, and one synthesis filterbank;

a signal processor for processing the outputs of said analysis filterbank for beamforming said information signals, said synthesis filterbank transforming the outputs of said signal processor to a single digital information signal in time domain;

a post-filter provided between said signal processor and said synthesis filterbank;

a controller for controlling said post-filter;

a digital-to-analog convertor for converting said single digital information signal to an analog information signal; and

at least one of the following:

a voice activity detector;

a target-to-jammer ratio estimator;

a signal-to-noise ratio estimator;

a combination matrix provided between said analog-to-digital convertor and said analysis filterbank for pre-processing of said information signals in time domain; and

an active noise processor comprising a microphone and a loop filter,

wherein said controller controls said post-filter based on the outputs of at least one of said voice activity detector, said target-to-jammer ratio estimator, and said signal-to-noise ratio estimator.

16. A directional processing system as claimed in claim 15 , wherein said transform domain is a frequency domain.

17. A directional signal processing system for beamforming a plurality of information signals, said directional signal processing system comprising:

a plurality of microphones;

an analog-to-digital convertor for converting said information signals from said microphones to a plurality of digital information signals;

an oversampled filterbank comprising at least one analysis filterbank for transforming said digital information signals in time domain into a plurality of channel signals in transform domain, and one synthesis filterbank;

a signal processor for processing the outputs of said analysis filterbank for beamforming said information signals, said synthesis filterbank transforming the outputs of said signal processor to a single digital information signal in time domain;

a post-filter provided between said signal processor and said synthesis filterbank;

a controller for controlling said post-filter;

a digital-to-analog convertor for converting said single digital information signal to an analog information signal; and

at least one of any of the following:

a voice activity detector;

a target-to-jammer ratio estimator;

a signal-to-noise ratio estimator;

a combination matrix provided between said analog-to-digital convertor and said analysis filterbank for pre-processing of said information signals in time domain; and

an active noise processor comprising a microphone and a loop filter, wherein said combination matrix is a FIR filter or an IIR filter, wherein said controller controls said post filter based on the outputs of at least one of said voice activity detector, said target-to-jammer ratio estimator, and said signal-to-noise ratio estimator.

18. A directional processing system as claimed in claim 17 , wherein said transform domain is a frequency domain.

19. A directional signal processing system for beamforming a plurality of information signals, said directional signal processing system comprising:

a plurality of microphones;

an analog-to-digital convertor for converting said information signals from said microphones to a plurality of digital information signals;

an oversampled filterbank comprising at least one analysis filterbank for transforming said digital information signals in time domain into a plurality of channel signals in transform domain, and one synthesis filterbank;

a signal processor for processing the outputs of said analysis filterbank for beamforming said information signals, said synthesis filterbank transforming the outputs of said signal processor to a single digital information signal in time domain;

a post-filter provided between said signal processor and said synthesis filterbank;

a controller for controlling said post-filter; and

a digital-to-analog convertor for converting said single digital information signal to an analog information signal,

wherein said signal processor comprises:

at least one multiplier for multiplying the outputs of said analysis filterbank with at least one weight factor;

at least one summation circuit for summing the outputs of said multiplier; and

an adaptive processor for adjusting said weight factor based on the output of at least one of a voice active detector, a target-to-jammer ratio estimator, and a signal-to-noise ratio estimator.

20. A directional processing system as claimed in claim 19 , further comprises at least one of any of the following:

said voice activity detector;

said target-to-jammer ratio estimator;

said signal-to-noise ratio estimator;

a combination matrix provided between said analog-to-digital convertor and said analysis filterbank for pre-processing of said information signals in time domain; and

an active noise processor comprising a microphone and a loop filter.

21. A directional processing system as claimed in claim 20 , wherein said transform domain is a frequency domain.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Dec 14, 2015
From: JPMORGAN CHASE BANK, N.A.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 037282/0199 →
PURCHASE AGREEMENT DATED 28 FEBRUARY 2009 Recorded Sep 25, 2009
From: AMI SEMICONDUCTOR, INC.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 023282/0465 →
SECURITY AGREEMENT Recorded Jun 23, 2008
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; AMIS HOLDINGS, INC.; AMI SEMICONDUCTOR, INC.; AMIS FOREIGN HOLDINGS INC.; AMI ACQUISITION LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 021138/0070 →
PATENT RELEASE Recorded Mar 21, 2008
From: CREDIT SUISSE
To: AMI SEMICONDUCTOR, INC.
Reel/Frame 020679/0505 →
SECURITY INTEREST Recorded Jun 1, 2005
From: AMI SEMICONDUCTOR, INC.
To: CREDIT SUISSE (F/K/A CREDIT SUISEE FIRST BOSTON), AS COLLATERAL AGENT
Reel/Frame 016290/0206 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 26, 2005
From: DSPFACTORY LTD.
To: AMI SEMICONDUCTOR, INC.
Reel/Frame 016171/0570 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2005
From: DSPFACTORY LTD.
To: AMI SEMICONDUCTOR, INC.
Reel/Frame 015596/0592 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 26, 2002
From: BRENNAN, ROBERT L.; CHAU, EDWARD Y.; NADJAR, HAMID SHEIKHZADEH; SCHNEIDER, TODD
To: DSPFACTORY LTD.
Reel/Frame 013605/0988 →