IP Library Granted Patent US 7,076,671
Granted Patent B2
US 7,076,671 · App. 10/216,283 · Granted Jul 11, 2006

Managing an operating frequency of processors in a multi-processor computer system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,076,671
App. No.
10/216,283
Granted
Jul 11, 2006
Kind
B2
Abstract

In a system, method and apparatus for the frequency management of processors in a multi-processor (MP) computer system, a first processor requiring a first level of performance is operated at a specific frequency and consumes a portion of the thermal and power budget. A second processor requiring a second level of performance is operated at a second specific frequency and consumes a portion of the thermal and power budget. The overall power and thermal budget in the multi-processor computer system is maintained under the different operating frequencies.

Claims (31)

1. A method for managing an operating frequency of processors in a multi-processor computer system, said method comprising the steps of:

operating a first processor at a first frequency, said first processor requiring a first level of performance, wherein said first processor consumes a first portion of a thermal and power budget in said multi-processor computer system based upon said first level of performance;

operating a second processor at a second frequency, said second processor requiring a second level of performance, wherein said second processor consumes a second portion of the thermal and power budget in said multi-processor computer system based upon said second level of performance; and

using manual adjustment means, modulating at least one of said first frequency and said second frequency in said multi-processor based computer system to maintain the thermal and power budget in said multi-processor computer system and optimize performance in said multi-processor computer system.

2. The method according to claim 1 , wherein said first processor runs processes that require a higher level of performance than said second processor, and said first processor is run at a higher frequency than said second processor.

3. The method according to claim 2 , wherein said first portion of the thermal and power budget is greater than said second portion of the thermal and power budget.

4. The method according to claim 1 , wherein said second processor runs processes that require a lower level of performance than said first processor, and said second processor is run at a lower frequency than said first processor.

5. The method according to claim 4 , wherein said second portion of the thermal and power budget is less than said first portion of the thermal and power budget.

6. The method according to claim 1 , wherein said multi-processor computer system is based on an architecture wherein processor core frequency is asynchronous to bus operating frequency.

7. The method according to claim 1 , wherein the thermal and power budget allocation is altered according to a change in performance requirements of at least one of said first processor or said second processor in said multi-processor computer system.

8. The method according to claim 1 , wherein said multi-processor computer system is physically partitioned.

9. The method according to claim 1 , wherein said multi-processor computer system is logically partitioned.

10. A multi-processor computer system comprising:

a first processor hosting applications that require a first power allocation, said first processor operated at a first frequency, wherein said first processor consumes a first portion of a thermal and power budget in said multi-processor computer system based upon said first power allocation;

a second processor hosting applications that require a second power allocation, said second processor operated at a second frequency, wherein said second processor consumes a second portion of the thermal and power budget in said multi-processor computer system based upon said second power allocation; and

manual adjustment means for modulating at least one of said first frequency and said second frequency, wherein an overall thermal and power budget in said multi-processor computer system is maintained and performance in said multi-processor computer system is optimized.

11. The multi-processor computer system according to claim 10 , wherein said multi-processor computer system is based on an architecture in which processor core frequency is asynchronous to bus operating frequency.

12. The multi-processor computer system according to claim 10 , wherein a thermal and power budget allocation is altered according to a change in the performance requirements for said first processor and said second processor in said multi-processor computer system.

13. The multi-processor computer system according to claim 10 , wherein said first processor runs processes that require a higher level of performance than said second processor, and said first processor is run at a higher frequency than said second processor.

14. The multi-processor computer system according to claim 13 , wherein said first processor consumes more of the thermal and power budget than said second processor.

15. The multi-processor computer system according to claim 10 , wherein said second processor runs processes that require a lower level of performance than said first processors, and said second processor is run at a lower frequency than said first processor.

16. The multi-processor computer system according to claim 14 , wherein said second processor consumes less of the thermal and power budget than said first processor.

17. A system for the frequency management of processors in a multi-processor computer comprising:

a master processor hosting applications that require a first power allocation, said master processor operated at a first frequency, wherein said master processor consumes a first portion of a thermal and power budget in said multi-processor computer based upon said first power allocation;

a slave processor hosting applications that require a second power allocation, said slave processor operated at a second frequency, wherein said slave processor consumes a second portion of the thermal and power budget in said multi-processor computer based upon said second power allocation; and

manual adjustment means for maintaining a frequency level of at least one of said master processor and said slave processor.

18. The system according to claim 17 , wherein an overall power and thermal budget in said multi-processor computer is maintained by the management means.

19. The system according to claim 17 , wherein said multi-processor computer is based on an architecture in which processor core frequency is asynchronous to bus operating frequency.

20. The system according to claim 17 , wherein a thermal and power budget allocation is altered according to a change in the performance requirements for said master processor and said slave processor in said multi-processor computer.

21. The system according to claim 17 , wherein said master processor runs processes that require a higher level of performance than said slave processor, and said master processor is run at a higher frequency than said slave processor.

22. The system according to claim 17 , wherein said slave processor runs processes that require a lower level of performance than said master processor, and said slave processor is run at a lower frequency than said master processor.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2022
From: OT PATENT ESCROW, LLC
To: VALTRUS INNOVATIONS LIMITED
Reel/Frame 059058/0720 →
PATENT ASSIGNMENT, SECURITY INTEREST, AND LIEN AGREEMENT Recorded Jan 26, 2021
From: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP; HEWLETT PACKARD ENTERPRISE COMPANY
To: OT PATENT ESCROW, LLC
Reel/Frame 055269/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 27, 2020
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 054185/0938 →