IP Library Granted Patent US 6,897,909
Granted Patent B2
US 6,897,909 · App. 10/216,396 · Granted May 24, 2005

Liquid crystal display device

Assignee: Hitachi, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,897,909
App. No.
10/216,396
Granted
May 24, 2005
Kind
B2
Abstract

In a liquid crystal display device, a capacitance element uses a semiconductor layer as one electrode and is formed between the semiconductor layer and a storage capacitance line with an insulating film interposed therebetween, and a voltage which constantly brings a MOS type transistor into an ON state is applied to the storage capacitance line.

Claims (30)

1. A liquid crystal display device comprising:

a liquid crystal layer clamped between a first transparent substrate and a second transparent substrate;

a plurality of gate lines provided on the first transparent substrate;

a plurality of drain lines disposed to intersect the plurality of gate lines in matrix form on the first transparent substrate;

pixels respectively formed by areas each surrounded by adjacent ones of the plurality of gate lines and adjacent ones of the plurality of drain lines, each of the pixels having at least one TFT element and a pixel electrode to which a signal from one of the adjacent drain lines is selected in accordance with a signal from one of the gate lines by the TFT element and is electrically supplied;

a semiconductor layer forming the TFT element; and

a capacitance line forming a capacitance element with an insulating layer interposed between the semiconductor layer and the capacitance line, a potential difference of polarity capable of bringing the semiconductor layer into a conductive state being approximately constantly applied between the semiconductor layer and the capacitance line.

2. A liquid crystal display device comprising:

a liquid crystal layer clamped between a first transparent substrate and a second transparent substrate;

a plurality of gate lines provided on the first transparent substrate;

a plurality of drain lines disposed to intersect the plurality of gate lines in matrix form on the first transparent substrate; pixels respectively formed by areas each surrounded by adjacent ones of the plurality of gate lines and adjacent ones of the plurality of drain lines, each of the pixels having at least one TFT element and a pixel electrode to which a signal from one of the adjacent drain lines is selected in accordance with a signal from one of the gate lines by the TFT element and is electrically supplied;

a semiconductor layer formed integrally with the TFT element; and

a capacitance line forming a capacitance element with an insulating layer interposed between the semiconductor layer and the capacitance line, the semiconductor layer formed integrally with the TFT element being electrically connected to the pixel electrode on a side of a gate electrode of the TFT element which side is opposite to a side where the drain line is formed, a potential difference to bring the semiconductor layer into a conductive state being approximately constantly applied to the capacitance line.

3. A liquid crystal display device comprising:

a liquid crystal layer clamped between a first transparent substrate and a second transparent substrate; a plurality of gate lines provided on the first transparent substrate;

a plurality of drain lines disposed to intersect the plurality of gate lines in matrix form on the first transparent substrate; pixels respectively formed by areas each surrounded by adjacent ones of the plurality of gate lines and adjacent ones of the plurality of drain lines, each of the pixels having at least one TFT element and a pixel electrode to which a signal from one of the adjacent drain lines is selected in accordance with a signal from one of the gate lines by the TFT element and is electrically supplied; the pixel electrode being formed of two layers which are a metal material layer and a transparent conductive layer;

a semiconductor layer formed integrally with the TFT element; and

a capacitance line forming a capacitance element with an insulating layer interposed between the semiconductor layer and the capacitance line, the semiconductor layer being connected to the metal layer of the pixel electrode via a through-hole provided in the insulating layer, the metal layer of the pixel electrode being connected to the transparent conductive layer of the pixel electrode via a through hole provided in another insulating layer, a potential difference to being the semiconductor layer into a conductive state being approximately constantly applied to the capacitance line.

4. A liquid crystal display device according to claim 1 , further comprising a common signal line on the first transparent substrate, the common signal line and the pixel electrode having portions superposed in plan view, the common signal line and the capacitance line differing in potential from each other.

5. A liquid crystal display device according to claim 1 , further comprising a common electrode on the first transparent substrate, the common electrode being spaced apart from the pixel electrode, the liquid crystal layer being driven by electric fields having components formed in a direction parallel to the first transparent substrate between the common electrode and the pixel electrode.

6. A liquid crystal display device according to claim 1 , wherein the insulating film between the semiconductor layer and the capacitance line is thinner in film thickness than any insulating film in contact with the pixel electrode.

7. A liquid crystal display device according to claim 6 , wherein the insulating film between the semiconductor layer and the capacitance line is made of SiO 2 .

8. A liquid crystal display device according to claim 1 , wherein the capacitance line has the same potential as an ON potential of the gate line.

9. A liquid crystal display device according to claim 1 , wherein the capacitance line has a potential not smaller than a value obtained by adding a threshold voltage of the TFT to a maximum voltage of the drain line.

10. A liquid crystal display device according to claim 1 , wherein a shielding electrode is formed to be superposed on the capacitance line in plan view with an insulating film interposed therebetween.

11. A liquid crystal display device according to claim 10 , wherein the shielding electrode is one of the common electrode and the common electrode line.

12. A liquid crystal display device according to claim 1 , wherein the semiconductor layer is made of polysilicon.

13. A liquid crystal display device according to claim 12 , wherein the semiconductor layer is formed of one of a p-TFT and an n-TFT and is of the same type as a TFT provided outside a pixel area.

14. A liquid crystal display device according to claim 1 , further comprising a backlight unit provided on a back surface of the first transparent substrate.

15. A liquid crystal display device according to claim 14 , wherein the backlight unit has a luminance of not smaller than 8,000 cd/cm 2 .

Assignments (4)
COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE OF PATENTS AND PATENT APPLICATIONS Recorded Dec 12, 2011
From: HITACHI DISPLAYS, LTD.
To: IPS ALPHA SUPPORT CO., LTD.
Reel/Frame 027362/0466 →
COMPANY SPLIT PLAN TRANSFERRING ONE HUNDRED (100) PERCENT SHARE OF PATENT AND PATENT APPLICATIONS Recorded Dec 12, 2011
From: HITACHI, LTD.
To: HITACHI DISPLAYS, LTD.
Reel/Frame 027362/0612 →
MERGER/CHANGE OF NAME Recorded Dec 12, 2011
From: IPS ALPHA SUPPORT CO., LTD.
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 027363/0315 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2002
From: OCHIAI, TAKAHIRO; OKE, RYUTARO; IMAYAMA, HIROTAKA; ONO, KIKUO
To: HITACHI, LTD.
Reel/Frame 013195/0915 →
Priority Claims (1)
JP 2001-349571 · Nov 15, 2001 · national
Continuity (1)
Related Publication 20030090599A1 · May 15, 2003