IP Library Granted Patent US 7,062,596
Granted Patent B2
US 7,062,596 · App. 10/223,678 · Granted Jun 13, 2006

Self-synchronizing half duplex matrix switch

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,062,596
App. No.
10/223,678
Granted
Jun 13, 2006
Kind
B2
Abstract

A datalink for a system of N computers, and M monitors and peripheral devices is described. Separate state machines are provided for each switched computer, and separate state machines for each switched workstation, with a non-intrusive matrix switch disposed there-between. The matrix switch routes the peripheral data streams without intercepting them with a processor. The computer-side state machines and the workstation-side state machines are in a master/slave relationship, respectively, and communicate peripheral data using a half-duplex method of transfer.

Claims (23)

1. A datalink for operatively linking one or more computers to one or more computer peripheral devices and monitors remotely located from said one or more computers, the datalink comprising:

a plurality of master state devices, each including a master transceiver for operatively linking one of said computers to the datalink, and each constructed and adapted to receive a stream of computer data packets from a computer connected thereto, to sample the computer data packets into a stream of consecutive computer samples, and to load the consecutive computer samples, sample-by-sample, into a stream of master frames, one sample per master frame;

one or more slave state devices, each including a slave transceiver for operatively linking one or more peripheral devices to the datalink, and each constructed and adapted to receive one or more streams of peripheral data packets from peripheral devices connected thereto, to sample the peripheral data packets into one or more streams of consecutive peripheral samples, and to load said peripheral samples into a stream of slave frames; and

a matrix switch including:

cross-point connection circuitry providing switchable paths between selected master state devices and selected one or more slave state devices; and

a processor, out of the switchable paths, controlling the establishment of said switchable paths,

wherein each said master state device is further constructed and adapted to send as a downstream transmission a master frame in its stream of master frames to a slave transceiver connected thereto via a datalink path, to be decoded at the slave transceiver connected thereto into a stream of computer data packets and,

wherein each slave state device is further constructed and adapted to send as an upstream transmission a slave frame in its stream of slave frames to a master transceiver connected thereto via a path in the datalink, said one of the slave frames to be decoded at the master transceiver connected thereto into streams of peripheral data packets,

said selected master state devices self-synchronizing communications with said selected one or more slave state devices independently of each other's downstream transmissions of available computer data bits and awaiting receipt of upstream transmissions of corresponding available peripheral data bits.

2. The datalink of claim 1 , wherein the streams of peripheral data packets includes one from the group consisting of: mouse data, mouse clock, keyboard data and keyboard clock.

3. The datalink of claim 2 wherein at least one of the streams of peripheral data packets further includes asynchronous data.

4. A datalink as in claim 1 wherein the one or more computer peripheral devices comprise a keyboard and a mouse.

5. A method, in a system comprising a datalink for operatively linking one or more computers to one or more computer peripheral devices remotely located from said one or more computers, the datalink having (a) a plurality of master state devices; (b) one or more slave state devices, and (c) a matrix switch with: (c1) cross-point connection circuitry providing switchable paths between selected master state devices and selected one or more slave state devices; and (c2) a processor, out of the switchable paths, controlling the establishment of said switchable paths, the method comprising:

forming, in said datalink, a first path between a first computer and a first peripheral device, each operatively connected to the datalink, and forming, in said datalink, a second path between a second computer and a second peripheral device, each operatively connected to the datalink;

receiving, in a master state device corresponding to a first on of the computers, a first stream of computer data from said first computer, sampling the first stream of computer data into a first stream of computer data samples, and framing the first stream of computer data samples into first computer-side frames;

receiving, in a slave state device corresponding to a first one of the computer peripheral devices, a first stream of peripheral device data from said first peripheral device, sampling the first peripheral device data into a first stream of peripheral data samples, and loading at least some of the first stream of peripheral data samples into a first peripheral-side frame;

receiving, in another master state device corresponding to a second one of the computers, a second stream of computer data from said second computer, sampling second first stream of computer data into a second stream of computer data samples, and framing the second stream of computer data samples into second computer-side frames;

receiving, in another slave state device corresponding to a second one of the computer peripheral devices, a second stream of peripheral device data from said second peripheral device, sampling the second peripheral device data into a second stream of peripheral data samples, and loading at least some of the second stream of peripheral data samples into a second-peripheral-side frame;

sending, via the first path, the first peripheral-side frame upstream to the first computer and the first computer-side frames downstream to the first peripheral device; and

sending, via the second path, the second peripheral-side frame upstream to the second computer and the second computer-side frames downstream to the second peripheral device;

self-synchronizing communications between said first and second computers and said first and second computer peripheral devices, respectively, by cueing, independently of each other, downstream transmissions of computer data and, independently of each other, awaiting receipt of upstream transmission of peripheral data.

6. A method as in claim 5 , wherein the first and second streams of peripheral data includes one from the group consisting of: mouse data, mouse clock, keyboard data and keyboard clock.

7. A method as in claim 5 , wherein the first and second peripheral devices are selected from the group consisting of: mouse and keyboard.

Assignments (9)
SECURITY INTEREST Recorded Oct 26, 2021
From: VERTIV CORPORATION; VERTIV IT SYSTEMS, INC.; ELECTRICAL RELIABILITY SERVICES, INC.; ENERGY LABS, INC.
To: UMB BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 057923/0782 →
SECURITY AGREEMENT Recorded Mar 3, 2020
From: ELECTRICAL RELIABILITY SERVICES, INC.; ENERGY LABS, INC.; VERTIV CORPORATION; VERTIV IT SYSTEMS, INC.
To: CITIBANK, N.A.
Reel/Frame 052076/0874 →
RELEASE OF SECURITY INTEREST Recorded Mar 2, 2020
From: JPMORGAN CHASE BANK, N.A.
To: VERTIV CORPORATION (F/K/A ALBER CORP.); VERTIV IT SYSTEMS, INC. (F/K/A AVOCENT CORPORATION); VERTIV IT SYSTEMS, INC. (F/K/A AVOCENT FREMONT, LLC); VERTIV IT SYSTEMS, INC. (F/K/A AVOCENT HUNTSVILLE, LLC); VERTIV IT SYSTEMS, INC. (F/K/A AVOCENT REDMOND CORP.); ELECTRICAL RELIABILITY SERVICES, INC.; VERTIV CORPORATION (F/K/A EMERSON NETWORK POWER, ENERGY SYSTEMS, NORTH AMERICA, INC.); VERTIV CORPORATION (F/K/A LIEBERT CORPORATION)
Reel/Frame 052065/0666 →
RELEASE OF SECURITY INTEREST Recorded Mar 2, 2020
From: THE BANK OF NEW YORK MELLON TRUST COMPANY N.A.
To: VERTIV CORPORATION; VERTIV IT SYSTEMS, INC.; ELECTRICAL RELIABILITY SERVICES, INC.
Reel/Frame 052071/0913 →
SECOND LIEN SECURITY AGREEMENT Recorded Jun 10, 2019
From: VERTIV IT SYSTEMS, INC.; VERTIV CORPORATION; VERTIV NORTH AMERICA, INC.; ELECTRICAL RELIABILITY SERVICES, INC.; VERTIV ENERGY SYSTEMS, INC.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049415/0262 →
CHANGE OF NAME Recorded Dec 11, 2018
From: AVOCENT CORPORATION
To: VERTIV IT SYSTEMS, INC.
Reel/Frame 047788/0620 →
SECURITY AGREEMENT Recorded Dec 2, 2016
From: ALBER CORP.; ASCO POWER TECHNOLOGIES, L.P.; AVOCENT CORPORATION; AVOCENT FREMONT, LLC; AVOCENT HUNTSVILLE, LLC; AVOCENT REDMOND CORP.; ELECTRICAL RELIABILITY SERVICES, INC.; EMERSON NETWORK POWER, ENERGY SYSTEMS, NORTH AMERICA, INC.; LIEBERT CORPORATION; LIEBERT NORTH AMERICA, INC.; NORTHERN TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 040797/0615 →
SECURITY AGREEMENT Recorded Dec 1, 2016
From: ALBER CORP.; ASCO POWER TECHNOLOGIES, L.P.; AVOCENT CORPORATION; AVOCENT FREMONT, LLC; AVOCENT HUNTSVILLE, LLC; AVOCENT REDMOND CORP.; ELECTRICAL RELIABILITY SERVICES, INC.; EMERSON NETWORK POWER, ENERGY SYSTEMS, NORTH AMERICA, INC.; LIEBERT CORPORATION; LIEBERT NORTH AMERICA, INC.; NORTHERN TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 040783/0148 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2002
From: KIRSHTEIN, PHILIP M.
To: AVOCENT CORPORATION
Reel/Frame 013410/0055 →