IP Library Granted Patent US 6,933,526
Granted Patent B2
US 6,933,526 · App. 10/237,875 · Granted Aug 23, 2005

CMOS thin film transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,933,526
App. No.
10/237,875
Granted
Aug 23, 2005
Kind
B2
Abstract

A CMOS thin film transistor having a semiconductor layer formed in a zigzag form on an insulating substrate, and a PMOS transistor region and an NMOS transistor region and a gate electrode having at least one slot crossing the semiconductor layer, wherein the semiconductor layer has an MILC surface existing on the PMOS transistor region and the NMOS transistor region, and the method of manufacturing the same, whereby a manufacturing process of the CMOS TFT is simple and the leakage current is decreased.

Claims (34)

1. A CMOS thin film transistor, comprising:

a semiconductor layer formed in a rectangular shape having one side open or formed in a zigzag shape on an insulating substrate, and having a PMOS transistor region and an NMOS transistor region; and

a gate electrode having at least one slot crossing the semiconductor layer,

wherein the semiconductor layer has MILC surfaces existing on the PMOS transistor region and the NMOS transistor region, respectively, in the slot and the MILC surfaces are portions in which two surfaces of crystallized polysilicon grown in opposite directions meet.

2. The transistor of claim 1 , wherein a part of a body portion of the semiconductor layer overlapping the gate of the gate electrode in the PMOS transistor region serves as a channel region of a PMOS transistor, and a part of the body portion of the semiconductor layer overlapping the gate of the gate electrode in the NMOS transistor region serves as a channel region of an NMOS transistor.

3. The transistor of claim 1 , wherein the semiconductor layer includes a plurality of body portions crossing the slot of the gate electrode, and a plurality of connection portions to connect neighboring body portions.

4. The CMOS thin film transistor of claim 3 , wherein a number of the slot is odd so that the MILC surface exists on the slot other than channel regions.

5. The transistor of claim 1 , wherein a portion of the semiconductor layer in which the PMOS transistor region overlaps the gate electrode serves as a channel region of a PMOS transistor, and a portion of the semiconductor layer in which the NMOS transistor region overlaps the gate electrode serves as a channel region of an NMOS transistor.

6. The transistor of claim 5 , wherein a portion of the gate electrode overlapping the PMOS transistor region serves as a multiple gate of the PMOS transistor, and a portion of the gate electrode overlapping the NMOS transistor region serves as a multiple gate of the NMOS transistor.

7. The CMOS thin film transistor of claim 6 , wherein a number of the multiple gates of the PMOS and NMOS transistors is even.

8. A CMOS thin film transistor, comprising:

a semiconductor layer formed in a rectangular shape having one side open or formed in a zigzag shape, and having a PMOS transistor region and an NMOS transistor region; and

a gate electrode having at least one gate crossing the semiconductor layer,

wherein the semiconductor layer has a first MILC surface between neighboring gates of the gate electrode on the PMOS transistor region and has a second MILC surface between neighboring gates of the gate electrode on the NMOS transistor region and the first and second MILC surfaces are portions in which two surfaces of crystallized polysilicon grown in opposite directions meet.

9. The transistor of claim 8 , wherein the semiconductor layer includes a plurality of body portions crossing the gate of the gate electrode, and a plurality of connection portions to connect neighboring body portions.

10. A CMOS thin film transistor, comprising:

a semiconductor layer formed in a rectangular shape having one side open or formed in a zigzag shape on an insulating substrate, and having a PMOS transistor region and an NMOS transistor region; and

a gate electrode having two slots corresponding to the PMOS and NMOS transistor regions, respectively, at least one of the slots crossing the semiconductor layer,

wherein the semiconductor layer has MILC surfaces existing on the PMOS transistor region and the NMOS transistor region, respectively, in the corresponding slots of the gate electrode and the MILC surfaces are portions in which two surfaces of crystallized polysilicon grown in opposite directions meet.

11. A CMOS thin film transistor, comprising:

a semiconductor layer formed in a rectangular shape having one side open or formed in a zigzag shape, and having a PMOS transistor region and an NMOS transistor region; and

a gate electrode having two gates corresponding to the PMOS and NMOS transistor regions, respectively, at least one of the gates crossing the semiconductor layer,

wherein the semiconductor layer has a first MILC surface between the gates of the gate electrode on the PMOS transistor region and has a second MILC surface between the gates of the gate electrode on the NMOS transistor region, and the first and second MILC surfaces are portions in which two surfaces of crystallized polysilicon grown in opposite directions meet.

12. A CMOS thin film transistor including an insulating layer, comprising:

a semiconductor layer provided on the insulating layer and having PMOS and NMOS transistor regions, and MILC surfaces provided in a gap on the PMOS and NMOS transistor regions, respectively, such that the MILC surfaces are surfaces of crystallized polysilicon grown in opposite directions which meet; and

a gate electrode forming the gap and crossing the semiconductor layer.

13. A CMOS thin film transistor having a gate electrode, comprising:

a semiconductor layer having PMOS and NMOS transistor regions thereat and first and second MILC surfaces such that the first MILC surface is between neighboring gates of the gate electrode on the PMOS transistor region and the second MILC surface is between neighboring gates of the gate electrode on the NMOS transistor region, and the first and second MILC surfaces are surfaces of crystallized polysilicon grown in opposite directions which meet.

14. A CMOS thin film transistor, comprising:

a gate electrode forming two gaps; and

a semiconductor layer having PMOS and NMOS transistor regions thereat and MILC surfaces provided in the two gaps corresponding to the PMOS and NMOS transistor regions, respectively, and one of the two gaps crossing the semiconductor layer such that the MILC surfaces are surfaces of crystallized polysilicon grown in opposite directions which meet.

15. A CMOS thin film transistor, comprising:

a gate electrode having two gates corresponding to PMOS and NMOS transistor regions, respectively; and

a semiconductor layer having the PMOS and NMOS transistor regions thereat and first and second MILC surfaces such that the first MILC surface is between the two gates of the gate electrode on the PMOS transistor region and the second MILC surface is between the two gates of the gate electrode on the NMOS transistor region, and the first and second MILC surfaces are surfaces of crystallized polysilicon grown in opposite directions which meet.

Assignments (3)
MERGER Recorded Aug 29, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 028870/0626 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2008
From: SAMSUNG SDI CO., LTD.
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 022010/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2002
From: SO, WOO-YOUNG
To: SAMSUNG SDI CO., LTD.
Reel/Frame 013283/0297 →