IP Library Granted Patent US 7,116,296
Granted Patent B2
US 7,116,296 · App. 10/250,005 · Granted Oct 3, 2006

Layout method for improving image quality

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,116,296
App. No.
10/250,005
Granted
Oct 3, 2006
Kind
B2
Abstract

A layout method for improving image quality, suitable for use in a display. The display has a plurality of pixels and a plurality of control circuits. The pixels and the control circuits are divided into several sections, each having a plurality of data lines connected to a plurality of image input lines. The layout method is characterized in that between two consecutive sections, the image input line connected to the last data line of the front section is located in proximity of the data line connected to the image input line connected to the first data line of the rear section. Therefore, loads applied to the image input lines of the consecutive sections are not too much different from each other, and the image non-uniformity is thus improved.

Claims (28)

1. A layout method of improving image quality, of a display that comprises a plurality of sections including a first section and an adjacent second section, each section comprising a plurality of pixels operatively coupled to a control circuit, and a plurality of data lines including a first data line and a last data line in each of the first section and the second section, wherein the first data line in the second section is adjacent to the last data line in the first section, the layout method comprising:

providing a plurality of image input lines with a spacing between adjacent image input lines; and

connecting the last data line in the first section to one of the plurality of image input lines and the first data line in the second section to another one of the plurality of image input lines, and wherein said one of the plurality of image input lines and said another one of the plurality of image input lines are spaced less than total spacing between all the image input lines.

2. The method as claimed in claim 1 , wherein said another one of the plurality of image input lines is neighboring to said one of the plurality of image input lines.

3. The method as claimed in claim 1 wherein the number of the data lines is the same as the number of the image input lines.

4. The method as claimed in claim 1 , wherein the number of the sections is determined according to the numbers of the pixels and the control circuits.

5. The method as claimed in claim 1 , wherein the image input lines are connected to an application specific integrated circuit.

6. The method as claimed in claim 1 , wherein the display includes a liquid crystal display.

7. The method as claimed in claim 6 , wherein the liquid crystal display includes a low-temperature polysilicon thin-film transistor liquid crystal display.

8. The method as claimed in claim 6 , wherein the liquid crystal display includes an amorphous silicon thin-film transistor liquid crystal display.

9. A layout method of improving image quality of a display, comprising:

partitioning the display into a plurality of sections to include at least a first section and an adjacent second section, wherein each section comprises a plurality of pixels operatively coupled to a control circuit, and a plurality of data lines including a first data line and a last data line in the first section and a first data line and a last data line in the second section, wherein the first data line in the second section is adjacent to the last data line in the first section;

providing a plurality of image input lines with a spacing between adjacent image input lines;

connecting each data line within the first section and the second section to the plurality of image input lines, wherein the last data line in the first section is connected to one of the plurality of image input lines and the first data line in the second section is connected to another one of the plurality of image input lines, and wherein said one of the plurality of image input lines and said another one of the plurality of image input lines are spaced less than total spacing between all the image input lines.

10. The method as claimed in claim 9 , wherein said another one of the plurality of image input lines is neighboring to said one of the plurality of image input lines.

11. The method as claimed in claim 9 , wherein the number of the data lines is the same as the number of the image input lines.

12. The method as claimed in claim 9 , wherein the number of the sections is determined according to the number of the pixels and the control circuits.

13. The method as claimed in claim 9 , wherein the image input lines are connected to an application specific integrated circuit.

14. The method as claimed in claim 9 , wherein the display includes a liquid crystal display.

15. The method as claimed in claim 14 , wherein the liquid crystal display includes a low-temperature polysilicon thin-film transistor liquid crystal display.

16. The method as claimed in claim 14 , wherein the liquid crystal display includes an amorphous silicon thin-film transistor liquid crystal display.

17. A connection layout of a display, wherein the display comprises at least one section that comprises a plurality of pixels operatively coupled to a control circuit, the connection layout comprising:

a plurality of data lines;

a plurality of image input lines with a spacing between adjacent image input lines;

wherein each data line is connected to a different one of the plurality of image input lines, including one of said plurality of data lines being connected to one of said plurality of image input lines and another one of said plurality of data lines being connected to another one of said plurality of image input lines, wherein said one of the plurality of image input lines and said another one of the plurality of image input lines are spaced less than total spacing between all the image input lines.

18. The connection layout of claim 17 , wherein the display comprises more than one section, and wherein each section comprises the same connection layout connecting the data lines to the image input lines.

19. The connection layout of claim 17 , wherein said one of the plurality of image input lines is adjacent to said another one of the plurality of image input lines.

20. The connection layout of claim 17 , wherein the image input lines comprise sequential image input lines 1 to n, and said another one of the plurality of image input lines is between the image input line 1 and the image input line n.

Assignments (4)
CHANGE OF NAME Recorded Apr 3, 2014
From: CHIMEI INNOLUX CORPORATION
To: INNOLUX CORPORATION
Reel/Frame 032604/0487 →
MERGER Recorded Feb 6, 2011
From: TPO DISPLAYS CORP.
To: CHIMEI INNOLUX CORPORATION
Reel/Frame 025749/0688 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2006
From: TOPPOLY OPTOELECTRONICS CORPORATION
To: TPO DISPLAYS CORP.
Reel/Frame 018147/0464 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2003
From: CHIU, CHAUNG-MING; CHUNG, MING-DA
To: TOPPOLY OPTOELECTRONICS CORP.
Reel/Frame 013681/0332 →