IP Library Granted Patent US 6,877,992
Granted Patent B2
US 6,877,992 · App. 10/285,777 · Granted Apr 12, 2005

Area array connector having stacked contacts for improved current carrying capacity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,877,992
App. No.
10/285,777
Granted
Apr 12, 2005
Kind
B2
Abstract

An area array connector adapted to connect contact pads on a first generally planar circuit element to corresponding contact pads on a second generally planar circuit element is described. The area array connector includes an interposer housing and at least one electrical interconnector positioned within the interposer housing. The at least one electrical interconnector is comprised of a plurality of electrical contacts stacked in a substantially parallel relationship to one another. The at least one electrical interconnector is positioned to make contact with a first contact pad on the first generally planar circuit element and a second contact pad on the second generally planar circuit element to provide an electrical interconnection therebetween.

Claims (27)

1. An area array connector adapted to connect contact pads on a first generally planar circuit element to corresponding contact pads on a second generally planar circuit element, the area array connector comprising:

an interposer housing; and

at least one electrical interconnector positioned within the interposer housing, the at least one electrical interconnector comprised of a plurality of electrical contacts stacked in a substantially parallel relationship to one another, the at least one electrical interconnector positioned to make contact with a first contact pad on the first generally planar circuit element and a second contact pad on the second generally planar circuit element to provide an electrical interconnection therebetween.

2. The area array connector of claim 1 , wherein the at least one electrical interconnector is a power interconnector.

3. The area array connector of claim 1 , further comprising:

at least one signal interconnector positioned within the interposer housing, the at least one signal interconnector positioned to make contact with a first signal contact pad on the first generally planar circuit element and a second signal contact pad on the second generally planar circuit element to provide an electrical interconnection therebetween.

4. The area array connector of claim 1 , wherein the interposer housing comprises at least one insulative layer.

5. The area array connector of claim 4 , wherein the at least one insulative layer comprises a plurality of laminated layers.

6. The area array connector of claim 1 , wherein the interposer housing comprises a first molded housing half and a second molded housing half.

7. The area array connector of claim 1 , wherein at least one of the first generally planar circuit element and the second generally planar circuit element comprises a circuit card.

8. The area array connector of claim 1 , wherein at least one of the first generally planar circuit element and the second generally planar circuit element comprises a printed circuit board.

9. The area array connector of claim 1 , wherein at least one of the first generally planar circuit element and the second generally planar circuit element comprises an integrated circuit.

10. The area array connector of claim 1 , wherein at least one of the first generally planar circuit element and the second generally planar circuit element comprises a multichip module.

11. An assembly comprising:

a plurality of generally planar circuit elements having contact elements on at least one surface thereof; and

at least one area array connector, the circuit elements being stacked upon one another with the at least one area array connector interleaved therebetween, the at least one area array connector comprising:

an interposer housing; and

at least one electrical interconnector positioned within the interposer housing, the at least one electrical interconnector comprised of a plurality of electrical contacts stacked in a substantially parallel relationship to one another, the electrical interconnector positioned to make contact with a first contact pad on one of the plurality of generally planar circuit elements and a second contact pad on another of the plurality of generally planar circuit elements to provide an electrical interconnection therebetween.

12. The assembly of claim 11 , wherein the at least one electrical interconnector is a power interconnector.

13. The assembly of claim 11 , wherein the at least one area array connector further comprises at least one signal interconnector positioned within the interposer housing, the at least one signal interconnector positioned to make contact with a first signal contact pad on one of the plurality of generally planar circuit element and a second signal contact pad on another of the plurality of generally planar circuit elements to provide an electrical interconnection therebetween.

14. The assembly of claim 11 , wherein the interposer housing comprises at least one insulative layer.

15. The assembly of claim 14 , wherein the at least one insulative layer comprises a plurality of laminated layers.

16. The assembly of claim 11 , wherein the interposer housing comprises a first molded housing half and a second molded housing half.

17. The assembly of claim 11 , wherein at least one of the plurality of generally planar circuit elements comprises a circuit card.

18. The assembly of claim 11 , wherein at least one of the plurality of generally planar circuit elements comprises a printed circuit board.

19. The assembly of claim 11 , wherein at least one of the plurality of generally planar circuit elements comprises an integrated circuit.

20. The assembly of claim 11 , wherein at least one of the plurality of generally planar circuit elements comprises a multichip module.

Assignments (10)
RELEASE OF PATENT SECURITY INTEREST RECORDED AT R/F 066749/0640 Recorded Dec 2, 2024
From: WELLS FARGO BANK
To: AIRBORN, INC.
Reel/Frame 069471/0141 →
RELEASE OF SECURITY INTEREST Recorded Sep 11, 2024
From: LBC CREDIT AGENCY SERVICES, LLC
To: AIRBORN, INC.
Reel/Frame 068937/0557 →
SECURITY INTEREST Recorded Mar 7, 2024
From: AIRBORN, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS AGENT
Reel/Frame 066749/0640 →
RELEASE OF SECURITY INTEREST Recorded Sep 18, 2018
From: GOLDMAN SACHS SPECIALTY LENDING GROUP, L.P., AS AGENT
To: AIRBORN, INC.
Reel/Frame 047569/0766 →
RELEASE OF SECURITY INTEREST Recorded Sep 18, 2018
From: PNC BANK, NATIONAL ASSOCIATION, AS AGENT
To: AIRBORN, INC.
Reel/Frame 047099/0271 →
SECURITY INTEREST Recorded Sep 17, 2018
From: AIRBORN, INC.
To: LBC CREDIT AGENCY SERVICES, LLC, AS AGENT
Reel/Frame 047098/0653 →
SECURITY INTEREST Recorded Apr 24, 2014
From: AIRBORN, INC.
To: GOLDMAN SACHS SPECIALTY LENDING GROUP, L.P.
Reel/Frame 032759/0183 →
RELEASE OF SECURITY INTEREST Recorded Jun 30, 2013
From: COMERICA BANK, A TEXAS BANKING ASSOCIATION
To: AIRBORN, INC., A TEXAS CORPORATION
Reel/Frame 030716/0763 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Jun 28, 2013
From: AIRBORN, INC.
To: PNC BANK, NATIONAL ASSOCIATION, AS AGENT
Reel/Frame 030704/0850 →
SECURITY AGREEMENT Recorded Jan 4, 2012
From: AIRBORN, INC., A TEXAS CORPORATION
To: COMERICA BANK, A TEXAS BANKING ASSOCIATION
Reel/Frame 027479/0724 →