IP Library Granted Patent US 7,127,632
Granted Patent B2
US 7,127,632 · App. 10/298,307 · Granted Oct 24, 2006

Method and device for synchronizing integrated circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,127,632
App. No.
10/298,307
Granted
Oct 24, 2006
Kind
B2
Abstract

A method and device for synchronizing the time between at least two integrated circuits ( 201, 202 ), which receive the same pulse signal. In the integrated circuits ( 201, 202 ) a counter ( 204, 206 ) is used to count the number of pulses in the received pulse signal to synchronize the common time between said integrated circuits.

Claims (23)

1. A method for establishing common time information between at least two integrated circuits, where at least one integrated circuit receives a clock signal, wherein in each of said at least two integrated circuits:

a number of pulses of said clock signal is calculated, and

the common time information between said at least two integrated circuits is established on the basis of counting the number of said pulses.

2. A method according to claim 1 , wherein said clock signal is generated in one of said integrated circuits.

3. A method according to claim. 1 , wherein said clock signal is generated outside said integrated circuits.

4. A method according to claim 2 , wherein said pulses of said clock signal are counted using a counter in each integrated circuit.

5. A method according to claim 4 , wherein the method further comprises a generation of a reset signal in at least one of said integrated circuits.

6. A method according to claim 4 , wherein the method further comprises a generation of a reset signal outside said integrated circuits.

7. A method according to claim 5 , wherein the method further comprises an initialization of each counter to a same value in response to the received reset signal.

8. A method according to claim 7 , wherein said common time information is further established by sending a message from the first integrated circuit to the second integrated circuit, said message comprising a task to be executed and the time when said task is to be executed.

9. A method according to claim 8 , wherein said common time information is further established by executing said task in the integrated circuit receiving said message at a moment of time when a value of the counter in said receiving integrated circuit equals the time received in said message.

10. An integrated circuit for establishing common time information between said integrated circuit and at least one other integrated circuit, comprising receiving means for receiving a clock signal, wherein said integrated circuit further comprises;

counting means for counting a number of pulses of said clock signal, and

establishment means for establishing the common time information between said integrated circuit and the at least one other integrated circuit on the basis of counting the number of said pulses.

11. An integrated circuit according to claim 10 , wherein said circuit further comprises receiving means for receiving a reset signal.

12. An integrated circuit according to claim 10 , wherein said circuit further comprises generation means for generating a reset signal.

13. An integrated circuit according to claim 11 , wherein said circuit further comprises initialization means for initializing a value of a counter in response to a received reset signal.

14. An integrated circuit according to claim 13 , wherein said establishment means comprise message sending means for sending a message from said integrated circuit to at least one other integrated circuit, said message comprising a task to be executed in said at least one other circuit and the time when said task is to be executed.

15. An integrated circuit according to claim 14 , wherein said establishment means further comprise task execution means for executing a task in a received message at the moment of time when the value of the counter in said integrated circuit is equal to the time specified in the received message.

16. An electronic device comprising at least two integrated circuits, said at least two integrated circuits comprising receiving means for receiving a common clock signal from a clock signal source, wherein the device further comprises in each of said at least two integrated circuits:

counting means for counting a number of pulses of said common clock signal, and

establishment means for establishing common time information between said at least two integrated circuits on the basis of counting the number of said pulses.

17. A device according to claim 16 , wherein said device is a wireless communications device.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Oct 26, 2020
From: JEFFERIES FINANCE LLC
To: RPX CORPORATION
Reel/Frame 054486/0422 →
SECURITY INTEREST Recorded Jun 29, 2018
From: RPX CORPORATION
To: JEFFERIES FINANCE LLC
Reel/Frame 046486/0433 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2012
From: NOKIA CORPORATION
To: RPX CORPORATION
Reel/Frame 028323/0196 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 18, 2002
From: TAKALA, JANNE; MAKELA, SAMI
To: NOKIA CORPORATION
Reel/Frame 013509/0692 →