IP Library Granted Patent US 6,985,029
Granted Patent B2
US 6,985,029 · App. 10/298,832 · Granted Jan 10, 2006

Circuit configuration for tolerance correction in a frequency demodulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,985,029
App. No.
10/298,832
Granted
Jan 10, 2006
Kind
B2
Abstract

A demodulator has a resistor and a capacitor that may be subject to tolerances. For tolerance correction, the FM demodulator is preferably supplied with a reference frequency, which corresponds to the nominal mid-frequency of the demodulator, which is a function of the resistor and the capacitor. Any discrepancy between the actual mid-frequency of the demodulator and its nominal mid-frequency leads to the production of a voltage that differs from a nominal voltage at the output. A detector detects this error and adjusts the values of the resistor or capacitor until the error between the nominal voltage and the voltage is zero or is a minimum. The described principle can be used, for example, in integrated mobile radio receivers.

Claims (54)

1. A circuit configuration for tolerance correction, comprising:

a frequency demodulator having a reference input, said frequency demodulator including a resistor and a capacitor and at least one of said resistor and said capacitor being variable, said frequency demodulator having an output for providing an output signal, the output signal being dependent on a reference input signal at the reference input of said frequency demodulator and on said resistor and said capacitor; and

a detector connected to said output of said frequency demodulator for determining a frequency error of said frequency demodulator, said detector connected to said frequency demodulator in order to adjust said variable one of said resistor and said capacitor as a function of said frequency error.

2. The circuit configuration according to claim 1 , wherein:

said frequency demodulator includes said variable resistor and said variable capacitor; and

said detector is connected to said frequency demodulator in order to adjust said variable capacitor and said variable resistor.

3. The circuit configuration according to claim 1 , wherein:

said reference input of said frequency demodulator is for receiving said reference input signal having a frequency;

said frequency demodulator is constructed to associate said frequency of said reference input signal with said output signal of said frequency demodulator; and

said output signal of said frequency demodulator is a voltage.

4. The circuit configuration according to claim 3 , wherein:

said detector is constructed for receiving a nominal voltage and for comparing said nominal voltage with said output signal of said frequency demodulator for determining said frequency error; and

said output signal of said frequency demodulator is a voltage.

5. The circuit configuration according to claim 3 , comprising:

a frequency generator for producing the reference input signal having a reference frequency;

said frequency generator being connected to said frequency demodulator to supply said reference input signal to said input of said frequency demodulator.

6. The circuit configuration according to claim 5 , wherein:

said detector is constructed for receiving a nominal voltage and for comparing said nominal voltage with said output signal of said frequency demodulator for determining said frequency error; and

said output signal of said frequency demodulator is a voltage.

7. The circuit configuration according to claim 5 , wherein said frequency demodulator has a nominal mid-frequency equal to said reference frequency.

8. The circuit configuration according to claim 7 , wherein:

said detector is constructed for receiving a nominal voltage and for comparing said nominal voltage with said output signal of said frequency demodulator for determining said frequency error; and

said output signal of said frequency demodulator is a voltage.

9. The circuit configuration according to claim 3 , wherein:

said detector is constructed for receiving a nominal voltage and for comparing said nominal voltage with said output signal of said frequency demodulator for determining said frequency error;

said output signal of said frequency demodulator is a voltage; and

said nominal voltage is 0 volts.

10. The circuit configuration according to claim 3 , comprising:

a frequency generator for producing the reference input signal having a reference frequency, said frequency generator connected to said frequency generator to supply said reference input signal to said input of said frequency demodulator; and

a channel filter connected upstream of said frequency demodulator, said channel filter being supplied with said reference input signal.

11. The circuit configuration according to claim 1 , comprising:

at least one further functional component connected to said detector;

said further functional component including a variable resistor that can be adjusted as a function of a setting of said variable resistor of said frequency demodulator.

12. The circuit configuration according to claim 1 , comprising:

at least one further functional component connected to said detector;

said variable component being said variable capacitor; and

said further functional component including a variable capacitor that can be adjusted as a function of a setting of said variable capacitor of said frequency demodulator.

13. The circuit configuration according to claim 1 , wherein:

said variable component is said variable capacitor; and

said frequency demodulator has further capacitors that can be connected to said variable capacitor.

14. The circuit configuration according to claim 1 , wherein:

said variable component is said variable resistor; and

said frequency demodulator has further resistors that can be connected to said variable resistor.

15. The circuit configuration according to claim 1 , wherein said frequency demodulator is configured in an intermediate-frequency path of a radio-frequency receiver.

16. A radio-frequency receiver, comprising:

a reference oscillator;

a divider following said reference oscillator; and

an intermediate-frequency path;

said an intermediate-frequency path including a circuit configuration for tolerance correction, the circuit configuration including:

a frequency demodulator having an input, said frequency demodulator including a resistor and a capacitor and at least one of said resistor and said capacitor being variable, said frequency demodulator having an output for providing an output signal,

a detector being connected to said output of said frequency modulator for determining a frequency error of said frequency demodulator, said detector being connected to said frequency demodulator in order to adjust said variable one of said resistor and said capacitor as a function of said frequency error, said input of said frequency demodulator for receiving a reference signal having a reference frequency, said frequency demodulator constructed to associate said frequency of said input signal with said output signal of said frequency demodulator, and said output signal of said frequency demodulator being a voltage, and

a frequency generator for producing said reference signal having said reference frequency;

said frequency generator being connected to said frequency demodulator to supply said reference signal to said input of said frequency demodulator;

said divider being connected to said input of said frequency demodulator.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2005
From: WAGNER, ELMAR; HEINEN, STEFAN; HANKE, ANDRE
To: INFINEON TECHNOLOGIES AG
Reel/Frame 016509/0143 →