IP Library Granted Patent US 6,888,485
Granted Patent B2
US 6,888,485 · App. 10/312,761 · Granted May 3, 2005

Digital-analog converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,888,485
App. No.
10/312,761
Granted
May 3, 2005
Kind
B2
Abstract

A digital-analog converter for mobile radiotelephone base stations includes a D flip-flop and a modulator. The D flip-flop is clocked by a clock signal and a digital input signal is fed to an input of the D flip-flop to produce an output signal. The modulator multiplies the output signal produced from the D flip-flop with the clock signal and outputs an analog output signal indicative thereof.

Claims (21)

1. A digital-analog converter for mobile radiotelephone base stations, comprising:

a D flip-flop clocked by a clock signal, wherein a digital input signal is fed to an input of the D flip-flop to produce an output signal; and

a modulator to distort the clock signal and produce a distorted clock signal having passages through zero that are delayed, the modulator multiplying the output signal from the D flip-flop with the distorted clock signal and outputting an analog output signal indicative thereof.

2. The digital-analog converter according to claim 1 , wherein the analog output signal is free of spurious frequencies.

3. The digital-analog converter according to claim 2 , wherein the frequency of the digital input signal is one quarter of the clock frequency and the frequency of the analog output signal is (2n+1) quarters of the frequency of the clock signal, where n=4k+1 or n=4k+2 and k is a predetermined integer.

4. The digital-analog converter according to claim 3 , wherein the frequency of the analog output signal is n (frequency of clock signal), where n=4k+1 or n=4k+2, and where k is a predetermined integer.

5. The digital-analog converter according to claim 4 , wherein the D flip-flop and the modulator are implemented in bipolar technology.

6. The digital-analog converter according to claim 5 , wherein a quantization noise of the input signal is spectrally shaped by a sigma-delta modulator.

7. The digital-analog converter according to claim 6 , further comprising:

digital-analog converters; and

D flip-flops, wherein the digital-analog converters are connected in parallel feeding different digital input signals to inputs of the D flip-flops to produce corresponding analog output signals, where the analog output signals are added at the outputs of the modulators.

8. The digital-analog converter according to claim 1 , wherein the frequency of the digital input signal is one quarter of the clock frequency and the frequency of the analog output signal is (2n+1) quarters of the frequency of the clock signal, where n=4k+1 or n=4k+2 and k is a predetermined integer.

9. The digital-analog converter according to claim 1 , wherein the frequency of the analog output signal is n (frequency of clock signal), where n=4k+1 or n=4k+2, and where k is a predetermined integer.

10. The digital-analog converter according to claim 1 , wherein the D flip-flop and the modulator are implemented in bipolar technology.

11. The digital-analog converter according to claim 1 , wherein a quantization noise of the input signal is spectrally shaped by a sigma-delta modulator.

12. The digital-analog converter according to claim 1 , further comprising:

digital-analog converters; and

D flip-flops, wherein the digital-analog converters are connected in parallel feeding different digital input signals to inputs of the D flip-flops to produce corresponding analog output signals, where the analog output signals are added at the outputs of the modulators.

13. The digital-analog converter according to claim 2 , wherein the distorted clock signal generates the analog output signal which is free of spurious frequencies.

14. The digital-analog converter according to claim 1 , wherein the D flip-flop and the modulator are implemented in MOS technology.

15. The digital-analog converter according to claim 1 , wherein the D flip-flop and the modulator are implemented in GaAs technology.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2021
From: PROVENANCE ASSET GROUP LLC
To: RPX CORPORATION
Reel/Frame 059352/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: NOKIA US HOLDINGS INC.
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058363/0723 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: CORTLAND CAPITAL MARKETS SERVICES LLC
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058983/0104 →
ASSIGNMENT AND ASSUMPTION AGREEMENT Recorded Feb 14, 2019
From: NOKIA USA INC.
To: NOKIA US HOLDINGS INC.
Reel/Frame 048370/0682 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2017
From: NOKIA TECHNOLOGIES OY; NOKIA SOLUTIONS AND NETWORKS BV; ALCATEL LUCENT SAS
To: PROVENANCE ASSET GROUP LLC
Reel/Frame 043877/0001 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP LLC
To: NOKIA USA INC.
Reel/Frame 043879/0001 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP, LLC
To: CORTLAND CAPITAL MARKET SERVICES, LLC
Reel/Frame 043967/0001 →
CHANGE OF NAME Recorded Nov 19, 2014
From: NOKIA SIEMENS NETWORKS GMBH & CO. KG
To: NOKIA SOLUTIONS AND NETWORKS GMBH & CO. KG
Reel/Frame 034294/0675 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2008
From: SIEMENS AKTIENGESELLSCHAFT
To: NOKIA SIEMENS NETWORKS GMBH & CO. KG
Reel/Frame 020838/0205 →