IP Library Granted Patent US 7,009,205
Granted Patent B2
US 7,009,205 · App. 10/337,370 · Granted Mar 7, 2006

Image display device using transistors each having a polycrystalline semiconductor layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,009,205
App. No.
10/337,370
Granted
Mar 7, 2006
Kind
B2
Abstract

An image display device using transistors each having a polycrystalline semiconductor layer constructed so that drain and source regions are fully activated, and a manufacturing method thereof. The polycrystalline semiconductor layer is so provided that impurity concentrations are easy to control in LDD regions . The image display device further uses transistors having a gate electrode on an upper surface of the semiconductor layer with an insulating film therebetween, a drain region formed on one side of the gate electrode, and a source region formed on another side of the gate electrode. An activated P-type impurity is added to the area underlying the gate electrode, and an activated N-type impurity is added to the area excluding the area underlying the gate electrode.

Claims (13)

1. An image display device using transistors each having a polycrystalline semiconductor layer, comprising:

a gate electrode formed on an upper surface of the polycrystalline semiconductor layer with an insulating film interposed therebetween, a drain region being formed in the polycrystalline semiconductor layer on one side of the gate electrode, and a source region being formed in the polycrystalline semiconductor layer on another side of the gate electrode;

an activated P-type impurity added to the polycrystalline semiconductor layer in an area underlying the gate electrode; and

an activated N-type impurity added to the polycrystalline semiconductor layer in an area excluding the area underlying the gate electrode, wherein the polycrystalline semiconductor layer has areas which respectively extend from the area underlying the gate electrode to the drain region and the source region and in which the activated P-type impurity is distributed to gradually decrease from the area underlying the gate electrode toward the drain region and the source region, respectively.

2. An image display device according to claim 1 , wherein the polycrystalline semiconductor layer to which the activated N-type impurity is added is formed by doping an amorphous semiconductor with an N-type impurity and annealing the amorphous semiconductor by irradiation with laser light.

3. An image display device according to claim 1 , wherein the transistors each having the polycrystalline semiconductor layer are respectively used as switching elements in pixels of a display area in the liquid crystal display device.

4. An image display device according to claim 1 , wherein the transistors each having the polycrystalline semiconductor layer are used in a scanning driver circuit and a video signal driver circuit in the liquid crystal display device.

5. An image display device using transistors each having a polycrystalline Si layer, comprising:

a gate electrode formed on an upper surface of the polycrystalline Si layer with an insulating film interposed therebetween, a drain region being formed in the polycrystalline Si layer on one side of the gate electrode, and a source region being formed in the polycrystalline Si layer on another side of the gate electrode;

activated boron added to the polycrystalline Si layer in an area underlying the gate electrode; and

activated phosphorus added to the polycrystalline Si layer in an area excluding the area underlying the gate electrode,

the polycrystalline Si layer having areas which respectively extend from the area underlying the gate electrode to the drain region and the source region and in which the activated boron is distributed to gradually decrease from the area underlying the gate electrode toward the drain region and the source region, respectively.

6. An image display device according to claim 5 , wherein the polycrystalline Si layer is formed by doping an amorphous Si layer with phosphorus and annealing the amorphous Si layer by irradiation with laser light.

Assignments (5)
COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE OF PATENTS AND PATENT APPLICATIONS Recorded Dec 12, 2011
From: HITACHI DISPLAYS, LTD.
To: IPS ALPHA SUPPORT CO., LTD.
Reel/Frame 027362/0466 →
COMPANY SPLIT PLAN TRANSFERRING ONE HUNDRED (100) PERCENT SHARE OF PATENT AND PATENT APPLICATIONS Recorded Dec 12, 2011
From: HITACHI, LTD.
To: HITACHI DISPLAYS, LTD.
Reel/Frame 027362/0612 →
MERGER/CHANGE OF NAME Recorded Dec 12, 2011
From: IPS ALPHA SUPPORT CO., LTD.
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 027363/0315 →
MERGER Recorded Jun 23, 2011
From: HITACHI DEVICE ENGINEERING CO., LTD.
To: HITACHI DISPLAYS, LTD.
Reel/Frame 026481/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 18, 2003
From: GOTOH, JUN; SAITO, KATSUTOSHI; OHKURA, MAKOTO; TAKASAKI, YUKIO; YAMAMOTO, MASANAO
To: HITACHI, LTD.; HITACHI DEVICE ENGINEERING CO., LTD.
Reel/Frame 013972/0323 →