IP Library Granted Patent US 6,872,969
Granted Patent B2
US 6,872,969 · App. 10/338,828 · Granted Mar 29, 2005

Non-volatile memory device and matrix display panel using the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,872,969
App. No.
10/338,828
Granted
Mar 29, 2005
Kind
B2
Abstract

A non-volatile memory device and a matrix display panel using the memory device are provided. The non-volatile memory device includes a source, a drain, an active layer, a gate insulating layer, and a gate. The active layer is formed of an organic semiconductor in a contact region between the source and the drain. The gate-insulating layer is formed of a ferroelectric material on the active layer, and the gate is formed on the gate-insulating layer. Accordingly, the non-volatile memory device and the matrix display panel are very flexible, lightweight multi-programmable and can be easily manufactured.

Claims (28)

1. An electrically addressable matrix display panel, comprising:

a plurality of non-volatile memory devices connected to row lines and column lines together with display devises, wherein each of the non-volatile memory devices is a field effect transistor further comprised of,

a source;

a drain;

an organic semiconductor active layer formed between the source and the drain;

a ferroelectric gate-insulating layer formed on the organic semiconductor active layer; and

a gate formed on the ferroelectric gate-insulating layer.

2. The electrically addressable matrix display panel of claim 1 , wherein each of the display devices includes an organic light-emitting diode.

3. The electrically addressable matrix display panel of claim 1 , wherein the ferroelectric gate-insulating layer is formed of a polymer-containing organic material.

4. The electrically addressable matrix display panel of claim 1 , wherein each of the non-volatile memory devices further comprises an auxiliary insulating layer on the organic semiconductor active layer.

5. The electrically addressable matrix display panel of claim 1 , wherein each of the non-volatile memory devices further comprises an auxiliary insulating layer on the ferroelectric gate-insulating layer.

6. The electrically addressable matrix display panel of claim 1 , wherein each of the non-volatile memory device further comprises:

an auxiliary gate on a substrate; and

an auxiliary insulating layer on the auxiliary gate and underneath the organic semiconductor active layer, the source, and the drain.

7. An optically writeable matrix display panel, comprising:

a plurality of non-volatile memory devices are connected to row lines and column lines together with display devices wherein each display device and an optical sensor, wherein each of the non-volatile memory devices is a field effect transistor further comprised of,

a source;

a drain;

an organic semiconductor active layer formed between the source and the drain;

a ferroelectric gate-insulating layer formed on the organic semiconductor active layer; and

a gate formed on the ferroelectric gate insulating layer.

8. The optically writeable matrix display panel of claim 7 , wherein each of the display devices includes an organic light-emitting diode.

9. The optically writeable matrix display panel of claim 7 , wherein the ferroelectric gate insulating layer is formed of a polymer-containing organic material.

10. The optically writeable matrix display panel of claim 7 , wherein each of the non-volatile memory devices further comprises an auxiliary insulating layer on the organic semiconductor active layer.

11. The optically writeable matrix display panel of claim 7 , wherein each of the non-volatile memory devices further comprises an auxiliary insulating layer on the ferroelectric gate insulating layer.

12. The optically writeable matrix display panel of claim 7 , wherein each of the non-volatile memory device further comprises:

an auxiliary gate on a substrate; and

an auxiliary insulating layer on the auxiliary gate and underneath the organic semiconductor active layer, the source, and the drain.

Assignments (3)
MERGER Recorded Aug 29, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 028870/0626 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2008
From: SAMSUNG SDI CO., LTD.
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 022024/0026 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2003
From: REDECKER, MICHAEL
To: SAMSUNG SDI CO., LTD.
Reel/Frame 013655/0677 →