IP Library Granted Patent US 7,000,046
Granted Patent B1
US 7,000,046 · App. 10/346,459 · Granted Feb 14, 2006

Standard channel I/O processor (SCIOP)

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,000,046
App. No.
10/346,459
Granted
Feb 14, 2006
Kind
B1
Abstract

An apparatus for and method of implementing a cluster lock processing system having a relatively large number of commodity cluster instruction processors which are managed by a highly scalable, off the shelf communication processor. Because the commodity processors have virtually no system viability features such as memory protection, failure recovery, etc., the communication processor assumes the responsibility for providing these functions. The low cost of the commodity cluster instruction processors makes the system almost linearly scalable. Furthermore, having a fully scalable communication processor ensures a completely scalable system. The cluster/locking, caching, and mass storage accessing functions are fully integrated into a single hardware platform.

Claims (39)

1. In a data processing system, an improvement comprising:

a. a plurality of commodity cluster instruction processors;

b. a master cluster lock server responsively coupled to each of said plurality of commodity cluster instruction processors having an internal cache memory and an Input/Output processor;

c. wherein a first computer program is assigned for execution by a first selected one of said plurality of commodity cluster instruction processors; and

d. wherein said data processing system recovers from a failure of said selected one of said plurality of commodity cluster instruction processors by re-assigning said first computer program to a second selected one of said plurality of commodity cluster instruction processors for completion of execution of said first computer program.

2. The improvement according to claim 1 wherein each of said master cluster lock server further comprises Windows operating system.

3. The improvement according to claim 2 further comprising a slave cluster lock server responsively coupled to said master cluster lock server and to each of said plurality of commodity cluster instruction processors.

4. The improvement according to claim 3 further comprising a first host computer responsively coupled to said master cluster lock server and said slave cluster lock server.

5. The improvement according to claim 4 further comprising a second host computer responsively coupled to said master cluster lock server and said slave cluster lock server.

6. An apparatus comprising:

a. a plurality of commodity cluster instruction processors;

b. a master cluster lock server responsively coupled to each of said plurality of commodity cluster instruction processors having an internal cache memory and Input/Output processor;

c. wherein a first computer program is assigned for execution by a first selected one of said plurality of commodity cluster instruction processors; and

d. wherein recovery from a failure of said selected one of said plurality of commodity cluster instruction processors is accomplished by re-assigning said first computer program to a second selected one of said plurality of commodity cluster instruction processors for completion of execution of said first computer program.

7. The apparatus of claim 6 further comprising a slave cluster lock server responsively coupled to each of said plurality of commodity cluster instruction processors and to said master cluster lock server.

8. The apparatus of claim 7 wherein each of said master cluster lock server and said slave cluster lock server further comprise Windows operating system.

9. The apparatus of claim 8 further comprising a first host computer responsively coupled to said master cluster lock server.

10. The apparatus of claim 9 further comprising a second host computer responsively coupled to said master cluster lock server.

11. A method of executing a computer program comprising:

a. accessing a first computer program with a cluster lock server via an internal cache memory directly from mass storage;

b. preparing said first computer program for assignment by said cluster lock server to a selected one of a plurality of commodity cluster instruction processors;

c. assigning said first computer program for execution by said selected one of said plurality of commodity cluster instruction processors;

d. protecting said first computer program from interference by said unselected ones of said plurality of commodity cluster instruction processors; and

e. recovering from a failure of said selected one of said plurality of commodity cluster instruction processors by assigning said first computer program to a second selected one of said plurality of commodity cluster instruction processors for completion of execution.

12. The method according to claim 11 further comprising:

a. accessing a second computer program with said cluster lock server; and

b. assigning said second computer program for execution to a second selected one of said plurality of commodity cluster instruction processors by said cluster lock server.

13. The method according to claim 12 wherein a second cluster lock server assumes the functions of said cluster lock server upon failure of said cluster lock server.

14. An apparatus comprising:

a. describing means for describing a computer program in computer language including a plurality of computer programs;

b. a plurality of commodity cluster instruction processors;

c. managing means responsively coupled to each of said plurality of commodity cluster instruction processors for managing said plurality of commodity cluster instruction processors having an internal cache memory and an Input/Output processor;

d. permitting means responsively coupled to said managing means for permitting said managing means to assign said describing means to a selected one of said plurality of commodity cluster instruction processors for execution;

e. wherein a first of said plurality of computer programs is assigned for execution by a first selected one of said plurality of commodity cluster instruction processors; and

f. wherein recovery from a failure of said selected one of said plurality of commodity cluster instruction processors is accomplished by re-assigning said first computer program to a second selected one of said plurality of commodity cluster instruction processors for completion of execution of said first computer program.

15. The apparatus according to claim 14 wherein each of said managing means operates under Windows operating system.

16. The apparatus according to claim 15 further comprising second means for managing responsively coupled to each of said plurality of commodity cluster instruction processors.

17. The apparatus according to claim 16 further comprising a first host computer responsively coupled to said managing means.

18. The apparatus according to claim 17 further comprising a second host computer responsively coupled to said managing means.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Oct 28, 2020
From: WELLS FARGO BANK, NATIONAL ASSOCIATION
To: UNISYS CORPORATION
Reel/Frame 054231/0496 →
RELEASE OF SECURITY INTEREST Recorded Nov 9, 2017
From: WELLS FARGO BANK, NATIONAL ASSOCIATION (SUCCESSOR TO GENERAL ELECTRIC CAPITAL CORPORATION)
To: UNISYS CORPORATION
Reel/Frame 044416/0358 →
PATENT SECURITY AGREEMENT Recorded Apr 27, 2017
From: UNISYS CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE
Reel/Frame 042354/0001 →