IP Library Granted Patent US 7,212,247
Granted Patent B2
US 7,212,247 · App. 10/348,626 · Granted May 1, 2007

Audio/video system providing variable delay

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,212,247
App. No.
10/348,626
Granted
May 1, 2007
Kind
B2
Abstract

An audio/video system ( 100 ) is capable of introducing variable amounts of delay into a signal path so as to properly synchronize two signals, such a video signal and a corresponding audio signal. According to an exemplary embodiment, the audio/video system ( 100 ) includes first circuitry ( 50 ) for applying a first delay to a first digital signal. Second circuitry ( 80 ) applies a variable second delay to a second digital signal to time align the second digital signal relative to the first digital signal. The second circuitry ( 80 ) includes an addressable memory ( 84 ) for selectively storing the second digital signal and for outputting the second digital signal on a first-in, first-out basis to apply the variable second delay to the second digital signal.

Claims (27)

1. An audio/video system ( 100 ), comprising:

first means ( 50 ) for determining a value of a first delay to a first digital signal, said first delay being introduced by processing functions associated with said first means; and

second means ( 80 ) for applying a variable second delay to a second digital signal to time align the second digital signal relative to the first digital signal, wherein the second means ( 80 ) includes addressable memory means ( 84 ) for selectively storing the second digital signal within said memory means based upon said determined value of said first delay of said first digital signal and for outputting the second digital signal on a first-in, first-out basis in response to a delay selection signal to apply the variable second delay to the second digital signal.

2. The audio/video system ( 100 ) of claim 1 , wherein the first digital signal comprises video data.

3. The audio/video system ( 100 ) of claim 1 , wherein the second digital signal comprises audio data.

4. The audio/video system ( 100 ) of claim 1 , wherein the second means ( 80 ) further includes dress generation means ( 86 ) for controlling the variable second delay by setting an address counter limit for the addressable memory means ( 84 ).

5. The audio/video system ( 100 ) of claim 1 , wherein the variable second delay is controlled based on the delay selection signal, the delay selection signal being user generated.

6. The audio/video system ( 100 ) of claim 1 , wherein the variable second delay is controlled based on the delay selection signal, the delay selection signal being generated in response to an input source associated with the first and second digital signals.

7. The audio/video system ( 100 ) of claim 1 , wherein the variable second delay is controlled based on said value of said first delay and a related clock frequency.

8. An audio/video system ( 100 ), comprising:

video circuitry ( 50 ) operative to determine a value of a first delay to a digital video signal, said first delay being introduced by processing functions associated with said video circuitry; and

audio circuitry ( 80 ) operative to apply a variable second delay to a digital audio signal to time align the digital audio signal relative to the digital video signal, wherein the audio circuitry ( 80 ) includes an addressable memory ( 84 ) operative to selectively store the digital audio signal within said memory means based upon said determined value of said first digital signal and output the digital audio signal on a first-in, first-out basis in response to a delay selection signal to apply the variable second delay to the digital audio signal.

9. The audio/video system ( 100 ) of claim 8 , wherein the audio circuitry ( 80 ) further includes an address generator ( 86 ) operative to control the variable second delay by setting an address counter limit for the addressable memory ( 84 ).

10. The audio/video system ( 100 ) of claim 8 , wherein the variable second delay is controlled based on the delay selection signal, the delay selection signal being user generated.

11. The audio/video system ( 100 ) of claim 8 , wherein the variable second delay is controlled based on the delay selection signal, the delay selection signal being generated in response to an input source associated with the digital video signal and the digital audio signal.

12. The audio/video system ( 100 ) of claim 8 , wherein the variable second delay is controlled based on said value of said first delay and a related clock frequency.

13. A method for synchronizing a second digital signal relative to a first delayed digital signal, comprising steps of:

determining a value of a first delay of the first delayed digital signal, said first delay being introduced by processing of a first digital signal; and

applying a variable second delay to the second digital signal to synchronize the second digital signal relative to the first digital signal, wherein the variable second delay is applied to the second digital signal by steps comprising:

selectively storing the second digital signal within an addressable memory ( 84 ) based upon said determined value of said first delay of said first digital signal; and

outputting the second digital signal from the addressable memory ( 84 ) on a first-in, first-out basis in response to a delay selection signal.

14. The method of claim 13 , wherein the first digital signal comprises video data.

15. The method of claim 13 , wherein the second digital signal comprises audio data.

16. The method of claim 13 , further comprising a step of controlling the variable second delay by setting an address counter limit for the addressable memory ( 84 ).

17. The method of claim 13 , wherein the variable second delay is controlled based on the delay selection signal, the delay selection signal being user generated.

18. The method of claim 13 , wherein the variable second delay is controlled based the delay selection signal, the delay selection signal being generated in response to an input source associated with the first and second digital signals.

19. The method of claim 13 , wherein said controlling is based on said value of said first delay and a related clock frequency.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2018
From: THOMSON LICENSING DTV
To: INTERDIGITAL MADISON PATENT HOLDINGS
Reel/Frame 046763/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2017
From: THOMSON LICENSING
To: THOMSON LICENSING DTV
Reel/Frame 043302/0965 →
CHANGE OF NAME Recorded Apr 21, 2017
From: THOMSON LICENSING S.A.
To: THOMSON LICENSING
Reel/Frame 042303/0268 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2007
From: THOMSON LICENSING S.A.
To: THOMSON LICENSING
Reel/Frame 019049/0700 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2003
From: ALBEAN, DAVID LAWRENCE
To: THOMSON LICENSING S.A.
Reel/Frame 013697/0221 →