IP Library Granted Patent US 6,883,041
Granted Patent B2
US 6,883,041 · App. 10/354,023 · Granted Apr 19, 2005

Direct memory access device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,883,041
App. No.
10/354,023
Granted
Apr 19, 2005
Kind
B2
Abstract

A direct memory access device is provided which includes: a designation unit for designating transfer modes, when receiving an instruction to transfer data, to perform byte transfers or word transfers for first and last data of the data and word transfers for all other data; and a transfer unit for performing a data transfer by direct memory access from a data transfer source to a data transfer destination by the designated transfer modes.

Claims (8)

1. A direct memory access device, comprising:

a determination unit for determining whether or not data bus widths of a data transfer source and a data transfer destination are different; and

a transfer unit for performing, when the data transfer source is narrower than the data transfer destination in data bus width, a direct memory access data transfer by inputting data from the data transfer source by the data bus width of the data transfer source until data corresponding to the data bus width of the data transfer destination are stored, and thereafter outputting to the data transfer destination the data corresponding to the data bus width of the data transfer destination,

wherein said determination unit previously decides addresses of the data transfer source and the data transfer destination in accordance with the data bus widths thereof, and determines the data bus width of the data transfer source and the data bus width of the data transfer destination based on the data transfer source address and the data transfer destination address to thereby determine whether or not both the data bus widths are different.

2. A direct memory access device, comprising:

a determination unit for determining whether or not data bus widths of a data transfer source and a data transfer destination are different; and

a transfer unit for performing, when the data transfer source is wider than the data transfer destination in data bus width, a direct memory access data transfer by inputting from the data transfer source data corresponding to the data bus width of the data transfer source, and outputting the data to the data transfer destination by the data bus width of the data transfer destination,

wherein said determination unit previously decides addresses of the data transfer source and the data transfer destination in accordance with the data bus widths thereof, and determines the data bus width of the data transfer source and the data bus width of the data transfer destination based on the data transfer source address and the data transfer destination address to thereby determine whether or not both the data bus widths are different.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035507/0923 →
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024982/0245 →