IP Library Granted Patent US 7,253,810
Granted Patent B2
US 7,253,810 · App. 10/356,461 · Granted Aug 7, 2007

Liquid crystal display having data driver and gate driver

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,253,810
App. No.
10/356,461
Granted
Aug 7, 2007
Kind
B2
Abstract

A liquid crystal display can operate with as small a number of control signals supplied to individual drivers as possible while current control functions are maintained. The liquid crystal display comprises a liquid crystal panel containing a data line, a data driver driving a data line, and a controller outputting N control functions controlling a driving operation the data driver driving the data line through less than or equal to (N−1) control signal lines connected to the data driver.

Claims (16)

1. A liquid crystal display, comprising:

a liquid crystal panel containing a data line;

a data driver driving said data line; and

a controller outputting N control functions for controlling a driving operation of said data driver through less than or equal to (N−1) control signal lines connected to said data driver,

wherein said controller outputs N control signal lines via (N−1) control signal lines by combining at least two control signal lines into a single control signal line corresponding to a change point of each control signal based on a predetermined logic.

2. The liquid crystal display as claimed in claim 1 , wherein less than or equal to said (N−1) control signal lines are exactly one control signal line, and said controller performs said N control functions by outputting a time series code through said control signal line.

3. The liquid crystal display as claimed in claim 2 , wherein a plurality of said data drivers are provided and are connected in a cascade fashion via said control signal line, and said time series code contains a code for designating a mode where a signal transmiffed via said control signal line directly passes between inputs and outputs of said data drivers.

4. The liquid crystal display as claimed in claim 2 , wherein said N control functions contain a data start function of designating data start timing of said data driver, a latch pulse function of designating timing when display data are stored in an internal latch of said data driver, and a polarity function of designating a polarity of said data line.

5. The liquid crystal display as claimed in claim 2 , wherein a plurality of said data drivers are provided, and less than or equal to said (N−1) control signal lines contain a control signal line connected to each of said data drivers and a control signal line connected in a cascade fashion between said data drivers.

6. A liquid crystal display, comprising:

a liquid crystal panel containing a gate line;

a gate driver driving said gate line; and

a controller outputting N control functions of controlling a driving operation of said gate driver driving said gate line through less than or equal to (N−1) control signal lines connected to said gate driver,

wherein said controller outputs N control signal lines via (N−1) control signal lines by combining at least two control signal lines into a single control signal line corresponding to a change point of each control signal based on a predetermined logic.

7. The liquid crystal display as claimed in claim 6 , wherein less than or equal to said (N−1) control signal lines are exactly one control signal line, and said controller represents a start pulse function of designating timing when a head gate line is driven and a gate clock function of designating timing when an individual gate line to be driven is sequentially shifted by a signal output to said control signal line.

8. The liquid crystal display as claimed in claim 7 , wherein said gate driver extracts said start pulse function by examining a level of a signal transmitted through said control signal line based on said signal being at a predetermined time period before said signal changes.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2005
From: FUJITSU LIMITED
To: SHARP KABUSHIKI KAISHA
Reel/Frame 016345/0210 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2005
From: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
To: FUJITSU LIMITED
Reel/Frame 016345/0310 →