IP Library Granted Patent US 7,067,741
Granted Patent B2
US 7,067,741 · App. 10/361,566 · Granted Jun 27, 2006

Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,067,741
App. No.
10/361,566
Granted
Jun 27, 2006
Kind
B2
Abstract

A semiconductor device includes a semiconductor chip and a substrate having an interconnecting pattern formed thereover. The substrate has the semiconductor chip mounted on one surface thereof. The substrate has an outline larger than the semiconductor chip. First terminals are formed in a region outside the region of the substrate in which the semiconductor chip is mounted. Second terminals are a part of the interconnecting pattern which exposes its surface opposite to its surface opposing the semiconductor chip in a region closer to a center of the substrate than the first terminals. The semiconductor chip is electrically connected to the first and second terminals.

Claims (18)

1. A semiconductor device comprising:

a semiconductor chip having an integrated circuit;

a conductive material that is a bump formed as a projection electrically connected to the integrated circuit;

a substrate having the semiconductor chip mounted on a surface thereof, the substrate having an outline larger than the semiconductor chip;

an interconnecting pattern formed on the substrate, the interconnecting pattern having an electrical connection contacting with the conductive material;

first terminals formed in a region outside a region of the substrate in which the semiconductor chip is mounted; and

second terminals formed on a surface opposing the semiconductor chip in a region closer to a center of the substrate than the first terminals,

wherein the semiconductor chip is electrically connected to the first and second terminals and the electrical connection is different from the first terminals and from the second terminals.

2. The semiconductor device of claim 1 , wherein the second terminals are formed to be larger in plan form than the first terminals.

3. The semiconductor device of claim 1 , wherein:

the pitch of the second terminals is wider than the pitch of the first terminals.

4. The semiconductor device of claim 1 , wherein:

the first terminals are formed at an extremity of the substrate and arranged along an edge of the semiconductor chip; and

the second terminals are formed in a region including the region in which the semiconductor chip is mounted.

5. The semiconductor device of claim 1 , wherein:

the substrate has the interconnecting pattern formed over its surface on which the semiconductor chip is mounted, and the substrate has a plurality of first and second through holes formed therethrough in its portion overlapping with the interconnecting pattern;

the first terminals are positioned over the first through holes; and

the second terminals are provided to be exposed through the second through holes.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2018
From: SEIKO EPSON CORPORATION
To: ADVANCED INTERCONNECT SYSTEMS LIMITED
Reel/Frame 046464/0045 →