Multi-level signal clock recovery technique
Clock recovery of a multi-level (ML) signal can be performed in a two-step process. First, the transitions within the ML signal can be detected by a novel transition detector (TD). And second, the output of the TD circuit can comprise a pseudo-non-return-to-zero (pNRZ) signal that can drive a conventional OOK clock recovery (CR) IC. The TD circuit can convert the edges of the ML signal into the pseudo-NRZ (pNRZ) signal. The TD circuit can capture as many transitions as possible to allow the conventional NRZ clock recovery (CR) chip to optimally perform. The TD circuit can differentiate the ML signal in order to detect the ML signal's transitions.
1. A system for receiving a multi-level signal and determining a clock signal from the multi-level signal comprising:
a variable threshold transition detector for differentiating a multilevel signal to form a signal that enables detection of edges of the multi-level signal, for sampling the signal at different points in time and applying an adaptive threshold to the differentiated signal to form a thresholded signal, and for generating a binary signal based on the thresholded signal;
a clock recovery unit for receiving the binary signal and determining a clock signal, whereby increased data transitions are realized from the multilevel signal and the period of time for determining the clock signal and jitter are reduced,
wherein the variable threshold transition detector delays and splits the multilevel signal into three delayed signals, differentiates one of the three delayed signals, and combines the signals back into one signal for further processing by the clock recovery unit.
2. The system of claim 1 , wherein the variable threshold transition detector determines if a magnitude of a derivative based on the multilevel signal is greater than a predetermined threshold value.
3. The system of claim 1 , wherein the variable threshold transition detector determines if a magnitude of a derivative based on the multilevel signal is less than a predetermined threshold value.
4. The system of claim 1 , wherein the variable threshold transition detector splits the multilevel signal into two signals, differentiates the two signals, thresholds the differentiated signals against two predetermined values, and combines the thresholded signals into one signal.
5. The system of claim 4 , wherein the variable threshold transition detector combines the thresholded signals into one signal by using one of an exclusive-or (XOR) and logical-or (OR) operation between the two signals.
6. The system of claim 1 , wherein the variable threshold transition detector delays and splits the multilevel signal into at least two delayed signals, and differentiates and splits one of the delayed signals.