IP Library Granted Patent US 7,214,632
Granted Patent B2
US 7,214,632 · App. 10/368,759 · Granted May 8, 2007

Using selective deposition to form phase-change memory cells

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,214,632
App. No.
10/368,759
Granted
May 8, 2007
Kind
B2
Abstract

A phase-change memory cell may be formed by selectively depositing the lower electrode in the phase-change memory pore. Thereafter, an adhesion-promoting material may be selectively deposited on the selectively deposited lower electrode and the upper surface surrounding the pore. Through the use of selective deposition techniques, the adhesion-promoting material can be positioned where needed and the lower electrode may be defined in a fashion that may reduce shunting current, reduce device current requirements, and increase dynamic range in some embodiments.

Claims (27)

1. A method comprising:

defining a pore of a phase-change memory, said pore having a bottom and sidewall;

forming a non-conductive sidewall spacer in said pore; and

selectively depositing a lower electrode in said pore in the region defined by said sidewall spacer so as to leave at least a portion of said sidewall uncovered by said electrode.

2. The method of claim 1 wherein defining a pore includes forming a passage through an insulator material.

3. The method of claim 2 further including forming an electrical contact on one end of said pore.

4. The method of claim 1 including selectively depositing an adhesion-promoting layer on said selectively deposited lower electrode.

5. The method of claim 4 including forming said pore through an insulator layer and selectively depositing an adhesion-promoting layer on said insulator layer.

6. The method of claim 1 including depositing a phase-change material over said lower electrode.

7. The method of claim 6 including selectively depositing an upper electrode over said phase-change material.

8. The method of claim 1 including defining the pore of a phase-change memory by forming a contact layer over a semiconductor substrate, forming an insulator layer over said contact layer, and forming a passage through said insulator layer to said contact layer.

9. A method comprising:

defining a pore of a phase-change memory, said pore having a bottom and sidewall;

selectively depositing a lower electrode in said pore so as to leave at least a portion of said sidewall uncovered by said electrode; and

selectively depositing an adhesion-promoting layer on said selectively deposited lower electrode.

10. The method of claim 9 wherein defining a pore includes forming a passage through an insulator material.

11. The method of claim 10 including forming a sidewall spacer in said pore.

12. The method of claim 11 further including forming an electrical contact on one end of said pore.

13. The method of claim 12 wherein selectively depositing includes selectively depositing a lower electrode in the region defined by said sidewall spacer and said contact.

14. A method comprising:

defining a pore of a phase-change memory by forming a passage through an insulator material, said pore having a bottom and sidewall;

selectively depositing a lower electrode in said pore so as to leave at least a portion of said sidewall uncovered by said electrode;

forming a phase change material over said lower electrode; and

selectively depositing an upper electrode over said phase-change material.

15. The method of claim 14 including forming a sidewall spacer in said pore.

16. The method of claim 15 further including forming an electrical contact on one end of said pore.

17. The method of claim 16 wherein selectively depositing includes selectively depositing a lower electrode in the region defined by said sidewall spacer and said contact.