IP Library Granted Patent US 7,295,559
Granted Patent B2
US 7,295,559 · App. 10/379,566 · Granted Nov 13, 2007

Clock synchronization over a packet network using SRTS without a common network clock

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,295,559
App. No.
10/379,566
Granted
Nov 13, 2007
Kind
B2
Abstract

A method for recovering a service clock through a packet network for the provision of isochronous services uses a two-layer arrangement wherein stable oscillators are provided at the transmitting and receiving nodes. ACR is used to tune the local oscillators over a long period of time. SRTS is used to transfer the service clock except the timestamp information is based on the local oscillators at the transmitting and receiving nodes instead of the common network clock.

Claims (23)

1. A method for recovering a service clock through a packet network for the provision of isochronous services, comprising:

providing first and second stable local oscillators at respective transmitting and receiving nodes;

generating first timing information about said first stable local oscillator;

transferring said first timing information from said transmitting node to said receiving node over the packet network without reference to a common network clock;

using said first timing information received at the receiving node to control the second stable local oscillator based on long term averaging of the frequency difference between the first and second stable oscillators;

generating second timing information relating said service clock to said first stable local oscillator at said transmitting node using said first stable local oscillator as a reference for said second timing information at the transmitting node;

transferring said second timing information from said transmitting node to said receiving node; and

recovering said service clock at the receiving node from said second timing information and said second stable local oscillator using said second stable oscillator as a reference for said second timing information at the receiving node.

2. The method as claimed in claim 1 , wherein said first timing information is transferred using an adaptive clock recovery (ACR) technique.

3. The method as claimed in claim 2 , wherein said second timing information is encoded using a synchronous residual time stamp timestamp based on said first local oscillator and recovered using said second local oscillator without reference to a common network clock.

4. The method as claimed in claim 3 , wherein timestamp packets are generated at the transmitting node based on the first local oscillator and transferred over the network to the receiving node, and the receiving node recovers the first timing information to control the second stable oscillator from the long-term average of the timestamp packet inter-packet arrival times.

5. The method as claimed in claim 4 , wherein said timestamp packets are received by a de-jittering and double phase locked loop unit that control said second local oscillator.

6. The method as claimed in claim 5 , wherein said second stable local oscillator is a digitally controlled local oscillator.

7. The method of claim 1 , wherein said first and second timing information are transferred in the same direction.

8. A clock recovery system for isochronous services in a packet network, wherein a service clock at a transmitting node is recovered through the packet network, comprising:

first and second stable local oscillators at respective transmitting and receiving nodes;

a first timing transfer layer for transferring first timing information between said transmitting and receiving nodes without the use of a common network clock for synchronizing said first and second local oscillators based on long-term averaging of the frequency difference between said first and second stable local oscillators; and

a second timing transfer layer for transferring second timing information between said transmitting and receiving nodes by sending said second timing information relating the service clock at the transmitting node using the first stable local oscillator as a reference for said second timing information at the transmitting node and recovering said service clock at the receiving node from said second timing information and said second stable oscillator using said second stable oscillator as a reference for said second timing information at the receiving node.

9. The clock recovery system as claimed in claim 8 , wherein said first layer employs an adaptive clock recovery technique to synchronize said first and second local oscillators.

10. The clock recovery system as claimed in claim 9 , wherein said first timing transfer layer comprises a timestamp unit at the transmitting node for generating timestamp packets for said first stable local oscillator, and a second timing recovery unit at said receiving node for recovering timing information from the long-term average of the timestamp packet inter-packet arrival times.

11. The clock recovery system as claimed in claim 10 , wherein said second timing transfer layer uses synchronous residual time stamp timestamps, and said synchronous residual timestamps are created at the transmitting node with reference to said first stable oscillator and recovered at said receiving node with reference to said second stable oscillator without the use of a common network clock.

12. The clock recovery system as claimed in claim 11 , wherein first and second oscillators are selected from the group consisting of rubidium and cesium oscillators.

13. The clock recovery system of claim 8 , wherein said first and second timing information are transferred in the same direction.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2017
From: MICROSEMI SEMICONDUCTOR ULC
To: IP GEM GROUP, LLC
Reel/Frame 043140/0366 →
CHANGE OF NAME Recorded Jul 31, 2017
From: MICROSEMI SEMICONDUCTOR CORP.
To: MICROSEMI SEMICONDUCTOR ULC
Reel/Frame 043141/0068 →
CHANGE OF NAME Recorded Jul 31, 2017
From: ZARLINK SEMICONDUCTOR INC.
To: MICROSEMI SEMICONDUCTOR CORP.
Reel/Frame 043378/0483 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2003
From: REESOR, GORD
To: ZARLINK SEMICONDUCTOR INC.
Reel/Frame 014084/0780 →