IP Library Granted Patent US 7,224,054
Granted Patent B2
US 7,224,054 · App. 10/385,919 · Granted May 29, 2007

Semiconductor device and system having semiconductor device mounted thereon

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,224,054
App. No.
10/385,919
Granted
May 29, 2007
Kind
B2
Abstract

A ball grid array packaged semiconductor device mounted on a mounting board and including pads formed within a package and are connected to signal lines of a bare chip by bonding wires. There are formed first vias extending from the respective pads to a bottom surface of a package, and second vias extending from the same respective pads to a top surface of the package to form continuous vias. This makes it possible to connect the mounting boards to the top and bottom surfaces of the package, thereby enabling reduction of the wiring density of wiring patterns on the mounting boards, and thereby facilitating routing of the wiring patterns on the mounting boards. The semiconductor device is capable of reducing wiring density of the wiring pattern on the mounting board.

Claims (15)

1. A system having a ball grid array packaged semiconductor device mounted thereon, comprising:

a semiconductor device including pads fixed within a package and connected to signal lines of a bare chip, and first vias extending from associated ones of said pads to a bottom surface of the package and second vias extending from said pads to a top surface of the package;

a first board connected to said vias on the bottom surface of each package;

a second board connected to said vias on the top surface of said each package,

said second vias overlaying said first vias and being connected to said, and

wherein balls are formed on both the top surface and the bottom surface, wherein one of said first board and said second board has a wiring pattern for supplying electric power to said semiconductor device, and another of said first board and said second board has a bypass capacitor at a location close to said semiconductor device.

2. The system according to claim 1 , wherein a wiring pattern on said first board and a wiring pattern on said second board are made separate according to kinds of signals transmitted and received by said semiconductor device.

3. The system according to claim 1 , wherein said second boards are connected to the top surface of the package of said semiconductor device, said second boards being connected to each other by a flexible board.

4. A system having a ball grid array packaged semiconductor device mounted thereon, comprising:

a semiconductor device including pads fixed within a package and connected to signal lines of a bare chip, and first vias extending from associated ones of said pads to a bottom surface of the package and second vias extending from said pads to a top surface of the package;

a first board connected to said vias on the bottom surface of each package;

a second board connected to said vias on the top surface of said each package;

said second vias overlaying said first vias and being connected to said first vias, and

said pads within the package being connected to said bare chip by wires,

wherein one of said first board and said second board has a wiring pattern for supplying electric power to said semiconductor device, and another of said first board and said second board has a bypass capacitor at a location close to said semiconductor device.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035508/0337 →
CHANGE OF NAME Recorded Jun 24, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024587/0072 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021912/0340 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2003
From: SHIBATA, MANABU
To: FUJITSU LIMITED
Reel/Frame 013866/0560 →