IP Library Granted Patent US 6,937,120
Granted Patent B2
US 6,937,120 · App. 10/405,792 · Granted Aug 30, 2005

Conductor-within-a-via microwave launch

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,937,120
App. No.
10/405,792
Granted
Aug 30, 2005
Kind
B2
Abstract

A concentric ‘conductor within a via’ RF interconnect architecture, has an inner via through which at least one RF signal conductor passes. The inner conductive via is coaxially formed within and stably coaxially aligned within an outer conductive via, which serves as a coaxial ground plane that completely surrounds the inner conductive via. The outer conductive via passes through dielectric layers of microstrip or stripline structures on opposite sides of a multi printed circuit laminate.

Claims (11)

1. A radio frequency (RF) launch architecture for a printed circuit arrangement comprising:

a microstrip structure disposed on a ground plane layer overlying a surface of said printed circuit arrangement;

an outer ground plane via passing through said printed circuit structure and interconnected with said ground plane layer; and

an inner RF signal via coaxial with and extending through said outer ground plane via and interconnected to said microstrip structure, wherein

said printed circuit arrangement comprises a substrate having first and second surfaces, said ground plane layer comprises a first ground plane layer disposed on said first surface of said substrate, and further including a second ground plane layer disposed on said second surface of said substrate, and wherein said outer ground plane via comprises an aperture extending between said first and second surfaces of said substrate and containing conductive material that is interconnected with first and second ground plane layers, said microstrip structure includes a first dielectric layer disposed on said first ground plane layer and a first microstrip signal layer disposed on said first dielectric layer, and further including an additional microstrip structure having a second dielectric layer disposed on said second ground plane layer, and a second microstrip signal layer disposed on said second dielectric layer, and wherein said inner RF signal via is interconnected to said additional microstrip structure, and further comprising

a third dielectric layer disposed on said first microstrip signal layer;

a third ground plane layer disposed on said third dielectric layer; and

a conductive via passing through said first and third dielectric layers and interconnecting said third ground plane layer with said first ground plane layer.

2. The RF launch architecture according to claim 1 , further comprising:

a fourth dielectric layer disposed on said second microstrip signal layer; and

a fourth ground plane layer disposed on said fourth dielectric layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2013
From: HARRIS CORPORATION
To: NORTH SOUTH HOLDINGS INC.
Reel/Frame 030119/0804 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2003
From: FISHER, CHARLES ROBERT; PEDERSEN, ANDERS P.; WHYBREW, WALTER M.
To: HARRIS CORPORATION
Reel/Frame 013937/0492 →