IP Library Granted Patent US 6,879,035
Granted Patent B2
US 6,879,035 · App. 10/428,627 · Granted Apr 12, 2005

Vacuum package fabrication of integrated circuit components

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,879,035
App. No.
10/428,627
Granted
Apr 12, 2005
Kind
B2
Abstract

A method for manufacturing integrated circuit device lids includes creating a lid cavity on the surface of a lid wafer, forming a sealing surface on the lid wafer that surrounds the lid cavity, and forming a trench on the lid wafer between the lid cavity and the sealing surface. The resulting structure uptakes excess sealing surface material and prevents such material from entering the lid cavity.

Claims (31)

1. A lid for an integrated circuit device comprising:

a lid wafer having a sealing surface;

a cavity formed in the lid wafer;

a sealing structure disposed around the cavity for sealing the lid wafer to the device wafer, the sealing structure including a bonding adhesion structure coupled to the sealing surface of the lid wafer and a bonding layer coupled to the bonding adhesion structure such that the bonding layer is at least substantially separated from the sealing surface of the lid wafer by the bonding adhesion structure; and

an at least substantially continuous retaining structure formed in the sealing surface of the lid wafer and disposed around the cavity and between the cavity and the sealing structure for retaining excess material of the bonding layer and preventing the material of the bonding layer from entering the cavity, the retaining structure being defined in part by a pair of side walls extending at least substantially continuously around the cavity.

2. A lid for an integrated circuit device comprising:

a lid wafer having a sealing surface;

at least one cavity formed in the lid wafer;

at least one sealing structure disposed around one of the at least one cavities for sealing the lid wafer to a device wafer, each sealing structure including a bonding adhesion structure coupled to the sealing surface of the lid wafer and a bonding layer coupled to the bonding adhesion structure such that the bonding layer is at least substantially separated from the sealing surface of the lid wafer by the bonding adhesion structure;

at least one at least substantially continuous trench formed in the sealing surface of the lid wafer and disposed around the cavity and between the cavity and the sealing structure, the trench being defined in part by a pair of side walls extending at least substantially continuously around the cavity, wherein the trench is operable to uptake excess material of the bonding layer and prevent any material of the bonding layer from entering the cavity.

3. The lid of claim 2 , wherein the at least one cavity comprises a plurality of cavities, each cavity surrounded by one of the at least one sealing structures.

4. The lid of claim 3 , wherein one of the at least one trenches is disposed between each sealing structure and corresponding cavity.

5. The lid of claim 2 , wherein the bonding layer is a solder layer.

6. The lid of claim 2 , wherein the bonding layer is an adhesive.

7. The lid of claim 2 , wherein the bonding layer is an indium compression seal.

8. The lid of claim 2 , wherein the one or more cavities are formed by wet or dry isotropic etching.

9. The lid of claim 2 , wherein the at least one trenches are formed by wet or dry isotropic etching.

10. The lid of claim 2 , wherein the at least one trenches have a depth and width that are approximately equal.

11. The lid of claim 2 , wherein the depth of each of the at least one trenches is determined by the width of a surface opening of each of the at least one trenches.

12. The lid of claim 2 , wherein the each of the at least one cavities formed in the lid wafer is operable to receive an integrated circuit device such that at least a portion of the integrated circuit device extends into the cavity.

13. The lid of claim 2 , wherein the each of the at least one cavities formed in the lid wafer is operable to receive a microelectromechanical systems (MEMS) device such that at least a portion of the MEMS device extends into the cavity.

14. A lid for an integrated circuit device, comprising:

a lid wafer, having one or more lid cavities on the surface thereof;

one or more sealing surfaces on the lid wafer disposed around the one or more cavities; and

at least one sealing structure disposed around one of the one or more lid cavities for sealing the lid wafer to a device wafer, each sealing structure including a bonding adhesion structure coupled to the sealing surface and a bonding layer coupled to the bonding adhesion structure such that the bonding layer is at least substantially separated from the sealing surface by the bonding adhesion structure;

wherein the lid wafer has one or more at least substantially continuous trenches formed therein, and wherein each trench is disposed around one of the lid cavities and between that lid cavity and one of the sealing surfaces, each trench being defined in part by a pair of side walls extending at least substantially continuously around its respective lid cavity.

15. The lid of claim 14 , wherein the one or more lid cavities comprises a plurality of lid cavities.

16. The lid of claim 14 , wherein the one or more trenches comprises a plurality of trenches.

17. The lid of claim 14 , wherein the lid wafer comprises a window wafer, the window wafer being preformed with the one or more cavities and the one or more sealing structures.

18. The lid of claim 14 , wherein the one or more trenches each have a depth and width that are approximately equal.

19. The lid of claim 14 , wherein the depth of each of the one or more trenches corresponds to the width of a surface opening of the trench.

Assignments (2)
CORRECTED ASSIGNMENT TO CORRECT ERRONEOUS LISTING OF AN ADDITIONAL ASSIGNOR ON THE RECORDATION COVER SHEET RECORDED AT REEL/FRAME 015478/0930. Recorded Feb 3, 2005
From: RAYTHEON COMPANY
To: L-3 COMMUNICATIONS CORPORATION
Reel/Frame 015653/0757 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 24, 2004
From: RAYTHEON COMPANY; L-3 COMMUNICATIONS CORPORATION
To: L-3 COMMUNICATIONS CORPORATION
Reel/Frame 015478/0930 →