IP Library Granted Patent US 7,292,638
Granted Patent B2
US 7,292,638 · App. 10/428,973 · Granted Nov 6, 2007

Transform-based alias cancellation multi-channel tuner

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,292,638
App. No.
10/428,973
Granted
Nov 6, 2007
Kind
B2
Abstract

A satellite receiver includes a signal cancellation tuner for processing a plurality of different transponder signals to simultaneously provide a plurality of different bit streams. The signal cancellation tuner includes (a) a demultiplexer for demultiplexing a received signal representing the plurality of transponder signals into a number of decimated signals, each transponder signal conveying a bit stream, and (b) a transform element operative on the number of decimated signals for providing at least two of the bitstreams simultaneously.

Claims (48)

1. A receiver comprising:

a receiver section for providing a signal having a plurality of different frequency wideband channels, each frequency wideband channel conveying a different bit stream; and

a signal cancellation tuner operative on the signal for recovering the different bit streams from at least two of the plurality of different frequency wideband channels and for simultaneously providing the recovered different bits streams.

2. The receiver of claim 1 , wherein the signal cancellation tuner comprises:

a sampler for sampling the signal to provide a number of decimated sample streams; and

a transform element operative on the number of decimated sample streams for providing the recovered different bit streams.

3. The receiver of claim 2 , wherein the sampler includes:

a demultiplexer for demultiplexing the signal into the number of decimated sample streams; and

a filter bank for time-aligning the number of decimated sample streams for application to the transform element.

4. The receiver of claim 2 , further comprising at least one channel recovery element for separating odd-even frequency channel pairs subsequent to transformation to provide at least some of the recovered different bit streams.

5. The receiver of claim 2 , wherein the transform element performs matrix-based processing on the number of decimated sample steams using sparse matrix factorization.

6. The receiver of claim 2 , wherein the transform element performs matrix-based processing on the number of decimated sample steams using a fast fourier transform.

7. The receiver of claim 2 , wherein the transform element performs matrix-based processing on the number of decimated sample steams using a hartley-based discrete fourier transform.

8. The receiver of claim 1 , further comprising a broadcast channel distributor for providing a number of virtual channels from the recovered different bit streams.

9. A satellite receiver comprising:

a low-noise block for receiving a signal representing a plurality of different transponder channels and an analog-to-digital converter for providing therefrom a data signal representing a sequence of samples occurring at a sample rate greater than, or equal to, a Nyquist rate related to a total bandwidth of the plurality of different transponder channels, each transponder channel conveying a bit stream;

a sampler for sampling the data signal for providing N decimated data streams, where N>1; and

a transform element operative on the N decimated data streams for simultaneously providing at least two output signals representing bit streams from at least two of the plurality of different transponder channels.

10. The satellite receiver of claim 9 , wherein the sampler includes:

a demultiplexer for demultiplexing the signal into the number of decimated data streams; and

a filter bank for time-aligning the number of decimated data streams for application to the transform element.

11. The satellite receiver of claim 9 , further comprising at least one channel recovery element operative on at least one of the at least two output signals for separating odd-even transponder channel pairs for providing at least one of the bit streams.

12. The satellite receiver of claim 9 , wherein the transform element performs matrix-based processing on the number of decimated data steams using sparse matrix factorization.

13. The satellite receiver of claim 9 , wherein the transform element performs matrix-based processing on the number of decimated data steams using a fast fourier transform.

14. The satellite receiver of claim 9 , wherein the transform element performs matrix-based processing on the number of decimated data steams using a hartley-based discrete fourier transform.

15. The satellite receiver of claim 9 , further comprising a broadcast channel distributor for providing a number of virtual channels from the at least two bit streams.

16. An integrated circuit for use in a satellite receiver, which receives signals from a plurality of transponder channels, the integrated circuit comprising:

a transform element operative on a plurality of data streams for simultaneously providing at least two signals representing bit streams from at least two of the plurality of transponder channels, each of the data streams conveying images of the plurality of transponder channels; and

a broadcast channel distributor for providing a number of virtual channels from the at least two bit streams.

17. The integrated circuit of claim 16 , further comprising at least one channel recovery element for processing at least one of the at least two signals for separating odd-even transponder channel pairs to provide at least one of the bit streams.

18. The integrated circuit of claim 16 , wherein the transform element performs matrix-based processing on the plurality of data steams using sparse matrix factorization.

19. The integrated circuit of claim 16 , wherein the transform element performs matrix-based processing on the plurality of data steams using a fast fourier transform.

20. The integrated circuit of claim 16 , wherein the transform element performs matrix-based processing on the plurality of data steams using a hartley-based discrete fourier transform.

21. A method for use in a receiver comprising:

providing a signal having a plurality of different frequency wideband channels, each frequency wideband channel conveying a different bit stream;

performing signal cancellation on the signal to recover the different bit streams from at least two of the plurality of different frequency wideband channels; and

simultaneously providing the recovered different bits streams.

22. The method of claim 21 , wherein the performing step includes:

sampling the signal to provide a number of decimated sample streams; and

performing transform-based processing on the number of decimated sample steams for recovering the different bit streams.

23. The method of claim 22 , wherein the transform-based processing step includes the step of separating odd-even frequency channel pairs for recovering at least one of the different bit streams.

24. The method of claim 22 , wherein the sampling step includes:

demultiplexing the signal into the number of decimated sample streams; and

time-aligning the number of decimated sample streams.

25. The method of claim 22 , wherein the performing transform-based processing step performs matrix-based processing on the number of decimated sample steams using sparse matrix factorization.

26. The method of claim 23 , wherein the performing transform-based processing step performs matrix-based processing on the number of decimated sample steams using a fast fourier transform.

27. The method of claim 24 , wherein the performing transform-based processing step performs matrix-based processing on the number of decimated sample steams using a hartley-based discrete fourier transform.

28. The method of claim 25 , further comprising the step of providing a number of virtual channels from the recovered different bit streams.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2018
From: THOMSON LICENSING DTV
To: INTERDIGITAL MADISON PATENT HOLDINGS
Reel/Frame 046763/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2017
From: THOMSON LICENSING
To: THOMSON LICENSING DTV
Reel/Frame 043302/0965 →
CHANGE OF NAME Recorded Apr 21, 2017
From: THOMSON LICENSING S.A.
To: THOMSON LICENSING
Reel/Frame 042303/0268 →