IP Library Granted Patent US 7,053,967
Granted Patent B2
US 7,053,967 · App. 10/442,433 · Granted May 30, 2006

Light sensitive display

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,053,967
App. No.
10/442,433
Granted
May 30, 2006
Kind
B2
Abstract

A light sensitive display.

Claims (33)

1. A liquid crystal device comprising:

(a) a front electrode layer;

(b) a rear electrode layer;

(c) a liquid crystal material located between said front electrode layer and said rear electrode layer;

(d) changing an electrical potential between said rear electrode layer and said front electrode layer to selectively modify portions of said liquid crystal material to change the polarization of the light incident thereon;

(e) a plurality of light sensitive elements located together with said rear electrode layer;

(f) a readout system determining the position of at least one of said plurality of light sensitive elements that has been inhibited from sensing ambient light, whereby said readout system distinguishes between ambient surroundings and said at least one of said plurality of light sensitive elements said inhibited from sensing said ambient light.

2. The device of claim 1 wherein each of said light sensitive elements include a transistor.

3. The device of claim 2 wherein each of said light sensitive elements includes a first transistor that senses ambient light, and a second transistor that is inhibited from sensing ambient light with respect to said first transistor.

4. The device of claim 3 wherein at least one of said first transistor and said second transistor is a thin-film transistor.

5. The device of claim 4 wherein said thin-film transistor is amorphous silicon.

6. The device of claim 3 wherein a terminal of said first transistor is connected to a terminal of said second transistor with a first conductor.

7. The device of claim 6 wherein said first conductor is capacitively coupled to a common line.

8. The device of claim 7 wherein said common line has a voltage potential less than said first conductor.

9. The device of claim 1 wherein said device is an active matrix liquid crystal device.

10. A light sensitive display comprising:

(a) a light valve including a front polarizing element, a rear polarizing element, and light rotating material located between said first polarizing element and said rear polarizing element;

(b) a plurality of light sensitive elements located between said a backlight source and said light rotating material;

(c) a readout system determining when the position of at least one of said plurality of light sensitive elements that has been inhibited from sensing ambient light, whereby said readout system distinguishes between ambient surroundings and said at least one of said plurality of light sensitive elements said inhibited from sensing said ambient light.

11. The display of claim 10 wherein said display is an active matrix liquid crystal device.

12. The display of claim 10 wherein each of said light sensitive elements includes a first transistor that senses ambient light, and a second transistor that is inhibited from sensing ambient light with respect to said first transistor.

13. The display of claim 10 further comprising a processor that receives information from said light sensitive elements and determines at least one of regions of said display where ambient light is inhibited from reaching said light sensitive elements and regions of said display where light in excess of said ambient light reaches said light sensitive elements.

14. The display of claim 10 further comprising a processor that receives information from said light sensitive elements and determines regions of said display where ambient light is inhibited from reaching said light sensitive elements.

15. The display of claim 10 further comprising a processor that receives information from said light sensitive elements and determines regions of said display where light in excess of said ambient light reaches said light sensitive elements.

16. A light sensitive display comprising:

(a) a light valve including a front electrode layer, a rear electrode layer, and light rotating material located between said first electrode layer and said rear electrode layer;

(b) said front and rear electrode layer defining a plurality of pixels within said light rotating material;

(c) a plurality of light sensitive elements located within said light sensitive display located at least partially between said pixels;

(d) a readout system determining when the position of at least one of said plurality of light sensitive elements that has been inhibited from sensing ambient light, whereby said readout system distinguishes between ambient surroundings and said at least one of said plurality of light sensitive elements said inhibited from sensing said ambient light.

17. The display of claim 16 wherein said display is a reflective liquid crystal device.

18. The display of claim 16 wherein said plurality of light sensitive elements located said at least partially between said pixels, with respect to a perpendicular direction to the front of said display.

19. The display of claim 16 wherein each of said light sensitive elements includes a first transistor that senses ambient light, and a second transistor that is inhibited from sensing ambient light with respect to said first transistor.

20. The display of claim 16 further comprising a processor that receives information from said light sensitive elements and determines at least one of regions of said display where ambient light is inhibited from reaching said light sensitive elements and regions of said display where light in excess of said ambient light reaches said light sensitive elements.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Dec 11, 2009
From: BANK OF AMERICA, N.A.
To: PLANAR SYSTEMS, INC.
Reel/Frame 023639/0220 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2009
From: PLANAR SYSTEMS, INC.
To: APPLE INC.
Reel/Frame 022856/0450 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2009
From: ABILEAH, ADIEL; DEN BOER, WILLEM; GREEN, PATRICK J.
To: PLANAR SYSTEMS, INC.
Reel/Frame 022855/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2009
From: ABILEAH, ADIEL; DEN BOER, WILLEM
To: PLANAR SYSTEMS, INC.
Reel/Frame 022117/0376 →
SECURITY AGREEMENT Recorded Sep 28, 2007
From: PLANAR SYSTEMS, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 019892/0957 →