IP Library Granted Patent US 7,531,417
Granted Patent B2
US 7,531,417 · App. 10/445,559 · Granted May 12, 2009

High performance system-on-chip passive device using post passivation process

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,531,417
App. No.
10/445,559
Granted
May 12, 2009
Kind
B2
Abstract

A system and method for forming post passivation passive components, such as resistors and capacitors, is described. High quality electrical components, are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.

Claims (58)

1. A method of fabricating a system-on-chip structure, comprising:

providing a semiconductor substrate, a metallization structure over said semiconductor substrate, wherein said metallization structure comprises a first interconnect layer over said semiconductor substrate and a second interconnect layer over said first interconnect layer, a first dielectric layer between said first and second interconnect layers, and a passivation layer over said metallization structure and over said first dielectric layer, wherein said passivation layer comprises an oxide layer and a nitride layer;

forming a first polymer layer on said passivation layer, wherein said first polymer layer has a thickness between 2 and 150 micrometers and greater than a thickness of said passivation layer; and

forming a capacitor over said first polymer layer, wherein said capacitor comprises a lower plate on said first polymer layer, an upper plate over said lower plate, and a second dielectric layer between said upper and lower plates, wherein said lower plate has a thickness between 0.5 and 20 micrometers, said upper plate has a thickness between 0.5 and 20 micrometers, and said second dielectric layer has a thickness between 500 and 50,000 Angstroms, wherein forming said lower plate comprises depositing a first metal layer, followed by depositing a second metal layer over said first metal layer, followed by forming a first photoresist layer over said second metal layer, wherein a first opening in said first photoresist layer is over said second metal layer and exposes said second metal layer, followed by electroplating a third metal layer over said second metal layer exposed by said first opening, followed by removing said first photoresist layer, followed by removing said second metal layer not under said third metal layer, followed by removing said first metal layer not under said third metal layer, and wherein forming said upper plate comprises depositing a fourth metal layer, followed by depositing a fifth metal layer over said fourth metal layer, followed by forming a second photoresist layer over said fifth metal layer, wherein a second opening in said second photoresist layer is over said fifth metal layer and exposes said fifth metal layer, followed by electroplating a sixth metal layer over said fifth metal layer exposed by said second opening, followed by removing said second photoresist layer, followed by removing said fifth metal layer not under said sixth metal layer, followed by removing said fourth metal layer not under said sixth metal layer.

2. The method of claim 1 , wherein said forming said first polymer layer comprises a coating process.

3. The method of claim 1 , wherein said first polymer layer comprises polyimide.

4. The method of claim 1 , wherein said first polymer layer comprises benzocyclobutene (BCB).

5. The method of claim 1 , wherein said forming said first polymer layer comprises a curing process.

6. The method of claim 1 , wherein said depositing said fourth metal layer comprises sputtering a titanium-containing layer having a thickness between 500 and 5,000 Angstroms.

7. The method of claim 1 , wherein said depositing said fifth metal layer comprises sputtering a gold layer on said fourth metal layer, wherein said gold layer has a thickness between 300 and 3,000 Angstroms.

8. The method of claim 1 , wherein said depositing said fifth metal layer comprises sputtering a copper layer on said fourth metal layer, wherein said copper layer has a thickness between 2,000 and 10,000 Angstroms.

9. The method of claim 1 , wherein said depositing said first metal layer comprises sputtering a titanium-containing layer having a thickness between 500 and 5,000 Angstroms.

10. The method of claim 1 , wherein said depositing said second metal layer comprises sputtering a gold layer on said first metal layer, wherein said gold layer has a thickness between 300 and 3,000 Angstroms.

11. The method of claim 1 , wherein said depositing said second metal layer comprises sputtering a copper layer on said first metal layer, wherein said copper layer has a thickness between 2,000 and 10,000 Angstroms.

12. The method of claim 1 , wherein said electroplating said sixth metal layer comprises electroplating a gold layer on said fifth metal layer exposed by said second opening, wherein said gold layer has a thickness between 1 and 20 micrometers.

13. The method of claim 1 , wherein said electroplating said third metal layer comprises electroplating a gold layer on said second metal layer exposed by said first opening, wherein said gold layer has a thickness between 1 and 20 micrometers.

14. The method of claim 1 , wherein said electroplating said third metal layer comprises electroplating a copper layer on said second metal layer exposed by said first opening, wherein said copper layer has a thickness between 3 and 20 micrometers.

15. The method of claim 1 , wherein said electroplating said sixth metal layer comprises electroplating a copper layer on said fifth metal layer exposed by said second opening, wherein said copper layer has a thickness between 3 and 20 micrometers.

16. The method of claim 1 , wherein said forming said lower plate further comprises, after said electroplating said third metal layer, electroplating a seventh metal layer on said third metal layer in said first opening, followed by said removing said first photoresist layer.

17. The method of claim 16 , wherein said electroplating said seventh metal layer comprises electroplating a nickel layer on said third metal layer in said first opening, wherein said nickel layer has a thickness between 0.1 and 3 micrometers.

18. The method of claim 1 , wherein said forming said upper plate further comprises, after said electroplating said sixth metal layer, electroplating a seventh metal layer on said sixth metal layer in said second opening, followed by said removing said second photoresist layer.

19. The method of claim 18 , wherein said electroplating said seventh metal layer comprises electroplating a nickel layer on said sixth metal layer in said second opening, wherein said nickel layer has a thickness between 0.1 and 3 micrometers.

20. The method of claim 1 , wherein said depositing said first metal layer comprises sputtering a titanium-tungsten-alloy layer having a thickness between 500 and 5,000 Angstroms.

21. The method of claim 1 , wherein said depositing said fourth metal layer comprises sputtering a titanium-tungsten-alloy layer having a thickness between 500 and 5,000 Angstroms.

22. The method of claim 1 further comprising forming a second polymer layer over said capacitor.

23. The method of claim 1 , wherein said second dielectric layer comprises SrTiO 3 .

24. The method of claim 1 , wherein said second dielectric layer comprises TEOS.

25. The method of claim 1 , wherein said second dielectric layer comprises SiON.

26. The method of claim 1 , wherein said second dielectric layer comprises Si 3 N 4 .

27. The method of claim 1 , wherein said second dielectric layer comprises SiO 2 .

28. A method of forming a system-on-chip structure, comprising:

providing a semiconductor substrate, a metallization structure over said semiconductor substrate, wherein said metallization structure comprises a first interconnect layer over said semiconductor substrate and a second interconnect layer over said first interconnect layer, a first dielectric layer between said first and second interconnect layers, and a passivation layer over said metallization structure and over said first dielectric layer, wherein said passivation layer comprises an oxide layer and a nitride layer; and

forming a capacitor over said passivation layer, wherein said capacitor comprises a lower plate over said passivation layer, an upper plate over said lower plate, and a second dielectric layer between said upper and lower plates, wherein said lower plate has a thickness between 0.5 and 20 micrometers, said upper plate has a thickness between 0.5 and 20 micrometers, and said second dielectric layer has a thickness between 500 and 50,000 Angstroms, wherein forming said lower plate comprises depositing a first metal layer, followed by depositing a second metal layer over said first metal layer, followed by forming a first photoresist layer over said second metal layer, wherein a first opening in said first photoresist layer is over said second metal layer and exposes said second metal layer, followed by electroplating a third metal layer over said second metal layer exposed by said first opening, followed by removing said first photoresist layer, followed by removing said second metal layer not under said third metal layer, followed by removing said first metal layer not under said third metal layer, and wherein forming said upper plate comprises depositing a fourth metal layer, followed by depositing a fifth metal layer over said fourth metal layer, followed by forming a second photoresist layer over said fifth metal layer, wherein a second opening in said second photoresist layer is over said fifth metal layer and exposes said fifth metal layer, followed by electroplating a sixth metal layer over said fifth metal layer exposed by said second opening, followed by removing said second photoresist layer, followed by removing said fifth metal layer not under said sixth metal layer, followed by removing said fourth metal layer not under said sixth metal layer.

29. The method of claim 28 , wherein said depositing said first metal layer comprises sputtering a titanium-containing layer having a thickness between 500 and 5,000 Angstroms.

30. The method of claim 28 , wherein said depositing said second metal layer comprises sputtering a gold layer on said first metal layer, wherein said gold layer has a thickness between 300 and 3,000 Angstroms.

31. The method of claim 28 , wherein said depositing said second metal layer comprises sputtering a copper layer on said first metal layer, wherein said copper layer has a thickness between 2,000 and 10,000 Angstroms.

32. The method of claim 28 , wherein said electroplating said third metal layer comprises electroplating a gold layer on said second metal layer exposed by said first opening, wherein said gold layer has a thickness between 1 and 20 micrometers.

33. The method of claim 28 , wherein said electroplating said third metal layer comprises electroplating a copper layer on said second metal layer exposed by said first opening, wherein said copper layer has a thickness between 3 and 20 micrometers.

34. The method of claim 28 , wherein said forming said lower plate further comprises, after said electroplating said third metal layer, electroplating a seventh metal layer on said third metal layer in said first opening, followed by said removing said first photoresist layer.

35. The method of claim 34 , wherein said electroplating said seventh metal layer comprises electroplating a nickel layer on said third metal layer in said first opening, wherein said nickel layer has a thickness between 0.1 and 3 micrometers.

36. The method of claim 28 , wherein said depositing said first metal layer comprises sputtering a titanium-tungsten-alloy layer having a thickness between 500 and 5,000 Angstroms.

37. The method of claim 28 , wherein said depositing said fourth metal layer comprises sputtering a titanium-containing layer having a thickness between 500 and 5,000 Angstroms.

38. The method of claim 28 , wherein said depositing said fifth metal layer comprises sputtering a gold layer on said fourth metal layer, wherein said gold layer has a thickness between 300 and 3,000 Angstroms.

39. The method of claim 28 , wherein said depositing said fifth metal layer comprises sputtering a copper layer on said fourth metal layer, wherein said copper layer has a thickness between 2,000 and 10,000 Angstroms.

40. The method of claim 28 , wherein said electroplating said sixth metal layer comprises electroplating a gold layer on said fifth metal layer exposed by said second opening, wherein said gold layer has a thickness between 1 and 20 micrometers.

41. The method of claim 28 , wherein said electroplating said sixth metal layer comprises electroplating a copper layer on said fifth metal layer exposed by said second opening, wherein said copper layer has a thickness between 3 and 20 micrometers.

42. The method of claim 28 , wherein said forming said upper plate further comprises, after said electroplating said sixth metal layer, electroplating a seventh metal layer on said sixth metal layer in said second opening, followed by said removing said second photoresist layer.

43. The method of claim 42 , wherein said electroplating said seventh metal layer comprises electroplating a nickel layer on said sixth metal layer in said second opening, wherein said nickel layer has a thickness between 0.1 and 3 micrometers.

44. The method of claim 28 , wherein said depositing said fourth metal layer comprises sputtering a titanium-tungsten-alloy layer having a thickness between 500 and 5,000 Angstroms.

45. The method of claim 28 , wherein said second dielectric layer comprises SrTiO 3 .

46. The method of claim 28 , wherein said second dielectric layer comprises TEOS.

47. The method of claim 28 , wherein said second dielectric layer comprises SiON.

48. The method of claim 28 , wherein said second dielectric layer comprises Si 3 N 4 .

49. The method of claim 28 , wherein said second dielectric layer comprises SiO 2 .

50. The method of claim 28 further comprising forming a polymer layer on said passivation layer, followed by said forming said capacitor on said polymer layer.

51. The method of claim 50 , wherein said polymer layer comprises polyimide.

52. The method of claim 28 further comprising forming a polymer layer over said capacitor.

53. The method of claims 52 , wherein said polymer layer comprises polyimide.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2014
From: MEGIT ACQUISITION CORP.
To: QUALCOMM INCORPORATED
Reel/Frame 033303/0124 →
MERGER Recorded Sep 25, 2013
From: MEGICA CORPORATION
To: MEGIT ACQUISITION CORP.
Reel/Frame 031283/0198 →