IP Library Granted Patent US 7,242,022
Granted Patent B2
US 7,242,022 · App. 10/455,435 · Granted Jul 10, 2007

Array substrate for liquid crystal display device having two storage capacitor structures and the fabrication method of the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,242,022
App. No.
10/455,435
Granted
Jul 10, 2007
Kind
B2
Abstract

An array substrate of a liquid crystal display device includes a substrate; an elongated gate line having a gate electrode on said substrate, said gate line extending in a first direction; a gate extension line on said substrate and that connects to said gate line, said gate extension line extending substantially perpendicularly to said gate line; a first insulating layer over said substrate, said gate line, and said gate extension line; a storage capacitor comprising a portion of said gate line, a conductive capacitor electrode that overlaps a portion of said gate line, an ohmic contact layer and a dielectric layer that includes said first insulating layer and a semiconductor layer; a passivation layer on said capacitor electrode; and a pixel electrode on said passivation layer, said pixel electrode contacting said capacitor electrode through a hole in said passivation layer.

Claims (9)

1. An array substrate, comprising:

a substrate;

an elongated gate line having a gate electrode on said substrate, said gate line extending in a first direction;

a gate extension line on said substrate and that connects to said gate line, said gate extension line extending substantially perpendicularly to said gate line;

a first insulating layer over said substrate, said gate line, and said gate extension line;

a storage capacitor comprising a portion of said gate line, a conductive capacitor electrode that overlaps a portion of said gate line, an ohmic contact layer and a dielectric layer that includes said first insulating layer and a semiconductor layer;

a passivation layer on said capacitor electrode; and

a pixel electrode on said passivation layer, said pixel electrode contacting said capacitor electrode through a hole in said passivation layer and overlapping said gate extension line.

2. An array substrate according to claim 1 , wherein said pixel electrode is transparent.

Assignments (2)
RELEASE OF SECURITY INTEREST AT REEL/FRAME 068770/0632 Recorded Dec 19, 2024
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: OUTDOOR WIRELESS NETWORKS LLC
Reel/Frame 069743/0264 →
CHANGE OF NAME Recorded Oct 17, 2008
From: LG.PHILIPS LCD CO., LTD.
To: LG DISPLAY CO., LTD.
Reel/Frame 021763/0177 →