IP Library Granted Patent US 6,952,144
Granted Patent B2
US 6,952,144 · App. 10/463,725 · Granted Oct 4, 2005

Apparatus and method to provide power amplification

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,952,144
App. No.
10/463,725
Granted
Oct 4, 2005
Kind
B2
Abstract

Briefly, in accordance with an embodiment of the invention, an apparatus and method to increase efficiency of a power amplifier is provided. The apparatus may include a power amplifier, and a variable impedance matching circuit coupled to the power amplifier to improve the transmitter efficiency over a range of output power. The variable impedance matching circuit may be adapted to match the output impedance of the power amplifier. The method may include varying the impedance of a circuit coupled to the output of a power amplifier during operation of the power amplifier to match the output impedance of the power amplifier.

Claims (29)

1. An apparatus, comprising:

a power amplifier;

an impedance circuit located between an antenna and the power amplifier;

an analog-to-digital (A/D) converter coupled to receive the analog control signal and generate a digital signal in response to and correlated to the analog signal; and

a circuit coupled to the A/D converter to receive the digital signal and alter an impedance of the impedance circuit in response to the digital signal.

2. The apparatus of claim 1 , wherein the variable impedance matching circuit includes:

a control signal used to disable the impedance circuit when the power amplifier is not operating in a transmit mode.

3. The apparatus of claim 1 , wherein the impedance circuit dynamically adjusts an impedance provided to the power amplifier that substantially matches an output impedance of the power amplifier.

4. The apparatus of claim 1 , wherein the digital signal alters the impedance of the impedance circuit based on a level of the analog signal.

5. An apparatus, comprising:

a power amplifier having an input to receive a control signal to control the output power of the power amplifier; and

an impedance circuit located between an antenna and the power amplifier that selectively switches capacitance onto an output of the power amplifier in accordance with the control signal.

6. The apparatus of claim 5 , wherein the control signal is used to disable the impedance circuit when the power amplifier is not operating in a transmit mode.

7. The apparatus of claim 6 , wherein the impedance of the impedance circuit is decreased if the output power of the power amplifier increases during operation of the power amplifier and the impedance of the impedance circuit is increased if the output power of the power amplifier decreases during operation of the power amplifier.

8. A method, comprising:

using an analog-to-digital (A/D) converter to convert an analog control signal to a digital signal; and

varying an impedance of an impedance circuit coupled to an output of a power amplifier in response to the digital signal during operation of the power amplifier.

9. The method of claim 8 , further comprising using a control signal to disable the impedance circuit when the power amplifier is not operating in a transmit mode.

10. The method of claim 8 , wherein varying includes decreasing the impedance of the impedance circuit if the output power of the power amplifier increases during operation of the power amplifier.

11. The method of claim 8 , wherein varying includes increasing the impedance of the impedance circuit if the output power of the power amplifier decreases during operation of the power amplifier.

12. The method of claim 8 , wherein the impedance circuit includes a plurality of switches coupled to a plurality of capacitors so that the impedance of the impedance circuit is varied by selectively switching in and out one or more of the capacitors during operation of the power amplifier.

13. A system, comprising:

a power amplifier;

a variable impedance matching circuit coupled to the power amplifier, wherein the variable impedance matching circuit is adapted to match the output impedance of the power amplifier and disabled when the power amplifier is not operating in a transmit mode; and

a monopole antenna coupled to the variable impedance matching circuit.

14. The system of claim 13 , further comprising a baseband circuit coupled to the power amplifier, wherein the baseband circuit is adapted to process information using a cellular protocol.

15. The apparatus of claim 13 , wherein the variable impedance matching circuit includes:

an impedance circuit; and

a control circuit adapted to alter the impedance of the control circuit during operation of the power amplifier.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2020
From: INTEL CORPORATION
To: APPLE INC.
Reel/Frame 052916/0308 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2003
From: JAVOR, RONALD D.
To: INTEL CORPORATION
Reel/Frame 014472/0303 →