IP Library Granted Patent US 7,098,723
Granted Patent B2
US 7,098,723 · App. 10/470,520 · Granted Aug 29, 2006

Semiconductor circuit regulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,098,723
App. No.
10/470,520
Granted
Aug 29, 2006
Kind
B2
Abstract

In a circuit designed to output a varying output voltage, the substrate of the semi-conductor component is connected to a regulator, in particular a switch, connected to a lower potential than the potential of the substrate of the circuit. The circuit can for example be used in a Subscriber Line Interface Circuit (SLIC).

Claims (13)

1. A semiconductor circuit comprising:

a substrate;

a first voltage supply terminal for receiving a first voltage having a non-zero first voltage magnitude, the first voltage supply terminal being in electrical communication with the substrate;

a second voltage supply terminal for receiving a second voltage having a second voltage magnitude greater than the first voltage magnitude; and

a regulator for applying, to the substrate, a voltage within a closed interval between the first voltage and the second voltage, the regulator being disposed on an electrical path between the second voltage supply terminal and the substrate; and

wherein the semiconductor circuit is configured to output a varying output voltage to a load; and

wherein the semiconductor circuit is configured to apply the first voltage to the substrate during transmission of a speech signal and to apply the voltage within the closed interval between the first voltage and the second voltage during transmission of a ring signal.

2. The circuit of claim 1 , wherein the regulator comprises a first transistor.

3. The circuit of claim 2 , wherein the first transistor comprises an npn transistor.

4. The circuit of claim 2 , wherein the regulator further comprises a second transistor connected to the first transistor in a Darlington configuration.

5. The circuit of claim 3 , wherein the regulator further comprises a second npn transistor connected to the first npn transistor in a Darlington configuration.

6. A subscriber line interface circuit incorporating the semiconductor circuit of claim 1 .

7. The circuit of claim 1 , wherein the regulator comprises a switch.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jan 17, 2018
From: LANTIQ DEUTSCHLAND GMBH; LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 045086/0015 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Recorded Apr 17, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 035453/0712 →