IP Library Granted Patent US 6,998,059
Granted Patent B2
US 6,998,059 · App. 10/472,465 · Granted Feb 14, 2006

Method for manufacturing a silicon sensor and a silicon sensor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,998,059
App. No.
10/472,465
Granted
Feb 14, 2006
Kind
B2
Abstract

The invention relates to a method for manufacturing a silicon sensor structure and a silicon sensor. According to the method, into a single-crystal silicon wafer ( 10 ) is formed by etched opening at least one spring element configuration ( 7 ) and at least one seismic mass ( 8 ) connected to said spring element configuration ( 7 ). According to the invention, the openings and trenches ( 8 ) extending through the depth of the silicon wafer are fabricated by dry etch methods, and the etch process used for controlling the spring constant of the spring element configuration ( 7 ) is based on wet etch methods.

Claims (18)

1. A method for manufacturing a silicon sensor structure, the method comprising the steps of:

forming by etched openings into a single crystal silicon wafer at least one spring element configuration and at least one seismic mass ( 8 ) connected to said spring element configuration,

fabricating openings and trenches extending through a depth an entire thickness of the silicon wafer by dry etch methods, and

basing an etch process used for controlling the spring constant of the spring element configuration on anisotropic wet etch methods after said fabricating step.

2. The method of claim 1 , wherein an angle α between a longitudinal axis of the spring element configuration and an equivalent crystal orientation in the plane of the silicon wafer selected to be greater than 15°.

3. The method of claim 1 , wherein a ratio L 1 /L between a length L of the spring element configuration to a longitudinal dimension L 1 thereof in the direction of the crystal plane is selected to be smaller than 0.45.

4. The method of claim 1 , wherein the wet etch method is carried out using alkaline etch processes that are anisotropic in regard to different crystal orientations.

5. The method of claim 1 , wherein the etching of structures in orientations other than those perpendicular to a wafer plane is limited by making into the wafer such vertical trenches that are aligned substantially in different orientations than the orientation of the silicon wafer and are protected at sidewalls of the trenches against etch attack.

6. The method of claim 3 , wherein both the dry etch method and the wet etch method are anisotropic.

7. The method of claim 2 , wherein a ratio L 1 /L between a length L of the spring element configuration to a longitudinal dimension L 1 thereof in the direction of the crystal plane is selected to be smaller than 0.45.

8. The method of claim 2 , wherein the wet etch method is carried out using alkaline etch processes that are anisotropic in regard to different crystal orientations.

9. The method of claim 3 , wherein the wet etch method is carried out using alkaline etch processes that are anisotropic in regard to different crystal orientations.

10. The method of claim 2 , wherein the etching of structures in orientations other than those perpendicular to a wafer plane is limited by making into the wafer such vertical trenches that are aligned substantially in different orientations than the orientation of the silicon wafer and are protected at sidewalls of the trenches against etch attack.

11. The method of claim 3 , wherein the etching of structures in orientations other than those perpendicular to a wafer plane is limited by making into the wafer such vertical trenches that are aligned substantially in different orientations than the orientation of the silicon wafer and are protected at sidewalls of the trenches against etch attack.

12. The method of claim 4 , wherein the etching of structures in orientations other than those perpendicular to a wafer plane is limited by making into the wafer such vertical trenches that are aligned substantially in different orientations than the orientation of the silicon wafer and are protected at sidewalls of the trenches against etch attack.

13. The method of claim 2 , wherein the equivalent crystal orientation is selected to be between 25° and 65°.

14. The method of claim 13 , wherein the equivalent crystal orientation is about 45°.

15. The method of claim 1 , wherein said dry etch method includes no etch stop.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2021
From: MURATA ELECTRONICS OY
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 057705/0891 →
CHANGE OF NAME Recorded Jun 7, 2021
From: VTI TECHNOLOGIES OY
To: MURATA ELECTRONICS OY
Reel/Frame 057662/0205 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2003
From: KUISMA, HEIKKI; LAHDENPERA, JUHA; MUTIKAINEN, RISTO
To: VTI TECHNOLOGIES OY
Reel/Frame 014724/0538 →