IP Library Granted Patent US 7,400,687
Granted Patent B2
US 7,400,687 · App. 10/481,783 · Granted Jul 15, 2008

Multicarrier communication apparatus and multicarrier communication method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,400,687
App. No.
10/481,783
Granted
Jul 15, 2008
Kind
B2
Abstract

A sequence converting section 104 interchanges high-order bits where an error does not easily occur and low-order bits where an error easily occurs that are used by an M-ary modulating section 105 for each retransmission. The M-ary modulating section 105 performs M-ary modulation using the high-order bits and low-order bits interchanged for each retransmission. An M-ary modulated symbol is interleaved with an interleave pattern being different for each retransmission, and multicarrier transmitted via an OFDM transmitting section 109.

Claims (28)

1. A multicarrier communication apparatus comprising:

a bit separation section that separates transmission data having a bit sequence of one system into bit sequences of two systems;

a plurality of interleavers that interleave the separated bit sequences of the respective systems with interleave patterns each being different for each retransmission;

a bit sequence supplying section that supplies the separated bit sequences of the respective systems to the interleavers each being different for each retransmission;

a bit interchanging section that interchanges an order of high-order bits and low-order bits for each retransmission when modulation processing is performed on the interleaved bit sequences of the respective systems;

a multiplexing section that performs time division multiplexing on the bit sequences of the respective systems where the order of the high-order bits and the low-order bits is interchanged;

an M-ary modulating section that performs the modulation processing of modulating the transmission data with three bits or more multiplexed by said multiplexing section to one symbol; and

a multicarrier transmitting section that superimposes the symbol obtained by said M-ary modulating section on a plurality of subcarriers to transmit.

2. The multicarrier communication apparatus according to claim 1 , further comprising:

a detecting section that detects a reception level of each subcarrier, wherein:

said interleavers select such an interleaver pattern that prevents the same bit from being located on a subcarrier with a low reception level based on the detection result.

3. The multicarrier communication apparatus according to claim 1 , further comprising:

an interleaver that interleaves the symbol obtained by said M-ary modulating section with an interleave pattern being different for retransmission, wherein

said multicarrier transmitting section superimposes the interleaved symbol on the plurality of subcarriers to transmit.

4. A multicarrier communication apparatus that receives and demodulates a multicarrier signal transmitted from the multicarrier communication apparatus described in claim 1 , further comprising:

a symbol extracting section that extracts a transmission symbol from the received multicarrier signal;

a demodulating section that performs soft decision on the extracted symbol to restore transmission bits;

a deinterleaver that performs reverse processing of said interleaver to bit sequences obtained by said demodulating section for each retransmission;

a bit rearranging section that returns the bit sequences interchanged by said interchanging section to the original; and

a combining section that performs packet combining using the bit sequences returned to the original for each retransmission.

5. A multicarrier communication method comprising:

a bit separating step of separating transmission data having a bit sequence of one system into bit sequences of two systems;

an interleaving step of interleaving the separated bit sequences of the respective systems using interleavers having interleave patterns each being different for each retransmission;

a bit sequence supplying step of supplying the separated bit sequences of the respective systems to the interleavers each being different for each retransmission;

a bit interchanging step of interchanging an order of high-order bits and low-order bits for each retransmission when modulation processing is performed on the interleaved bit sequences of the respective systems;

a multiplexing step of performing time division multiplexing on the bit sequences of the respective systems where the order of the high-order bits and the low-order bits is interchanged;

an M-ary modulating step of performing the modulation processing of modulating the transmission data with three bits or more multiplexed by said multiplexing step to one symbol; and

a multicarrier transmitting step of superimposing the symbol obtained in said M-ary modulating step on a plurality of subcarriers to transmit.

Assignments (5)
CHANGE OF NAME Recorded Mar 21, 2019
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 048660/0169 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2019
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: INTERDIGITAL PATENT HOLDINGS, INC.
Reel/Frame 048660/0418 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2019
From: PANASONIC CORPORATION
To: INTERDIGITAL PATENT HOLDINGS, INC.
Reel/Frame 048143/0354 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 033033/0163 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2003
From: MATSUMOTO, ATSUSHI; MIYOSHI, KENICHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 015350/0215 →