IP Library Granted Patent US 7,157,979
Granted Patent B2
US 7,157,979 · App. 10/526,197 · Granted Jan 2, 2007

Phase-lock loops

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,157,979
App. No.
10/526,197
Granted
Jan 2, 2007
Kind
B2
Abstract

A phase lock loop comprises a variable frequency oscillator ( 20 ), a divider ( 30 ), a phase comparator ( 40 ), a gain control stage ( 240 ), and a loop filter ( 50 ). The frequency response of the loop is measured by superimposing a modulation at a number of different rates on the error signal generated by the phase comparator, and by measuring for each modulation rate the peak-to-peak variation of the loop control signal controlling the oscillator frequency. If, due to errors in component values, the frequency response deviates from its desired value, the loop gain is adjusted to bring the frequency response close to its desired value.

Claims (12)

1. Apparatus including a phase-lock loop, the phase-lock loop comprising an oscillator ( 20 ) for generating a variable frequency signal and having a control input ( 22 ) for controlling the frequency of the variable frequency signal, dividing means ( 30 ) coupled to an output of the oscillator ( 20 ) for dividing the variable frequency signal, phase comparator means ( 40 ) coupled to an output of the dividing means ( 30 ) for generating a comparison signal indicative of a phase difference between the divided variable frequency signal and a reference signal, filtering means ( 50 ) coupled to an output of the phase comparator ( 40 ) means for filtering the comparison signal, coupling means ( 25 ) for coupling an output of the filtering means ( 50 ) to the control input ( 22 ) of the oscillator ( 20 ), further comprising modulation means ( 210 or 400 , 410 ) for causing the comparison signal to be modulated at a plurality of rates, measurement means ( 220 ) for measuring for each of the plurality of rates an indication of the peak-to-peak variation of a control signal applied to the control input ( 22 ) of the oscillator ( 20 ), and adjustment means ( 230 ) operable to adjust a loop gain between the comparator means and the filter means in response to the measurements to obtain a predetermined loop frequency response.

2. Apparatus as claimed in claim 1 , wherein the dividing means ( 30 ) has a variable division ratio and the modulation means ( 210 or 400 , 410 ) for causing the comparison signal to be modulated at a plurality of rates comprises means ( 210 or 410 ) for modulating the variable division ratio at a plurality of rates.

3. Apparatus as claimed in claim 1 , wherein the modulation means ( 210 ) for causing the comparison signal to be modulated at a plurality of rates comprises means ( 210 ) for modulating the frequency of the reference signal.

4. Apparatus as claimed in claim 1 , wherein the modulation means ( 410 , 400 ) for causing the comparison signal to be modulated at a plurality of rates comprises means ( 410 , 400 ) for modulating the filtered comparison signal.

5. Apparatus as claimed in claim 1 wherein the phase comparator ( 40 ) comprises means ( 40 ) for generating pulses of current and the adjustment means ( 230 ) comprises means ( 230 ) for adjusting the amplitude or duration of the pulses of current.

6. Apparatus as claimed in claim 1 , wherein the PLL further comprises a variable gain stage ( 20 ) and the adjustment means is operable to adjust the loop gain by varying the gain of the variable gain stage ( 20 ).

7. A method of calibrating a phase-lock loop including a variable frequency oscillator ( 20 ) having a control input ( 22 ) for controlling the frequency of the oscillator, a divider ( 30 ) for dividing a signal generated by the variable frequency oscillator, a phase comparator ( 40 ) for generating a comparison signal indicative of the phase difference between the divided signal and a reference signal, filtering means ( 50 ) for filtering the comparison signal, and coupling means ( 25 ) for coupling an output of the filtering means ( 50 ) to the control input ( 22 ) of the variable frequency oscillator ( 20 ), the method comprising modulating the comparison signal at a plurality of rates, measuring for each of the plurality of rates an indication of the peak-to-peak variation of a control signal applied to the control input of the variable frequency oscillator, and, in response to the measurements, adjusting a loop gain between the phase comparator and the filtering means to obtain a predetermined loop frequency response.

8. A method as claimed in claim 7 , wherein the divider ( 30 ) has a variable division ratio and modulating the comparison signal comprises modulating the variable division ratio.

9. A method as claimed in claim 7 , wherein modulating the comparison signal comprises modulating the frequency of the reference signal.

10. A method as claimed in claim 7 , wherein modulating the comparison signal comprises modulating the filtered comparison signal.

11. A method as claimed in claim 7 , wherein the phase comparator ( 40 ) comprises means for generating pulses of current and adjusting the loop gain comprises varying the amplitude or duration of the pulses.

12. A method as claimed in claim 7 , wherein the PLL further comprises a variable gain stage ( 20 ) and adjusting the loop gain comprises varying the gain of the variable gain stage.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER PREVIOUSLY RECORDED AT REEL: 034826 FRAME: 0047. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 24, 2015
From: ST-ERICSSON SA, EN LIQUIDATION
To: SNAPTRACK, INC.
Reel/Frame 035092/0826 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ON THE ASSIGNMENT. ASSIGNEE WAS RECORDED INCORRECTLY AS SNAPTRACK, INC AND SHOULD BE SNAPTRACK, INC. PREVIOUSLY RECORDED ON REEL 034588 FRAME 0822. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT FROM ST-ERICSSON SA, EN LIQUIDATION TO SNAPTRACK, INC.. Recorded Jan 27, 2015
From: ST-ERICSSON SA, EN LIQUIDATION
To: SNAPTRACK, INC.
Reel/Frame 034826/0047 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2014
From: ST-ERICSSON SA, EN LIQUIDATION
To: SNAPTRACK, INC
Reel/Frame 034588/0822 →
CHANGE OF NAME Recorded Nov 24, 2014
From: ST WIRELESS SA; ST-ERICSSON SA
To: ST-ERICSSON SA, EN LIQUIDATION
Reel/Frame 034470/0582 →
CORRECTION BY DECLARATION OF INCORRECT NUMBER 7,157,979 RECORDED AT REEL/FRAME 021670/0897. Recorded Nov 4, 2014
From: ST-ERICSSON SA
To: ST-ERICSSON SA
Reel/Frame 034182/0807 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE PREVIOUSLY RECORDED AT REEL: 33816 FRAME: 0912. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 26, 2014
From: NXP B.V.
To: ST WIRELESS SA
Reel/Frame 033864/0063 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2014
From: NXP B.V.
To: ERICSSON MODEMS SA; ST WIRELESS SA
Reel/Frame 033816/0912 →
CHANGE OF NAME Recorded Sep 25, 2014
From: ST WIRELESS SA
To: ST-ERICSSON SA
Reel/Frame 033817/0155 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2007
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 019719/0843 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 1, 2005
From: SPENCER, ADRIAN G.; MARSHALL, PAUL R.
To: KONINKLIJKE PHILIPS ELECTRONICS, N.V.
Reel/Frame 016808/0017 →