IP Library Granted Patent US 7,294,917
Granted Patent B2
US 7,294,917 · App. 10/535,843 · Granted Nov 13, 2007

IC tag

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,294,917
App. No.
10/535,843
Granted
Nov 13, 2007
Kind
B2
Abstract

The present invention provides an IC tag which has a structure comprising a first adhesive layer laminated on a surface of a substrate sheet, an electronic circuit containing a circuit line having a bypass line and an IC chip connecting to the electronic circuit which are formed on a surface of the first adhesive layer, a second adhesive layer laminated for covering the electronic circuit and the IC chip, and a release agent layer formed partly at the position corresponding to a circuit section consisting of the electronic circuit and the IC chip and located at the interface between the substrate sheet and the first adhesive layer, wherein the angle formed by the tangent of the bypass line at the connection between the bypass line and the circuit line and the tangent of the circuit line at the connection is 10 degree or greater. When the IC tag attached to an article is peeled off, the built-in electronic circuit is surely broken.

Claims (12)

1. An IC tag which has a structure comprising a first adhesive layer laminated on a surface of a substrate sheet, an electronic circuit containing a circuit line having a bypass line, in which the angle formed by the tangent of the bypass line at the connection between the bypass line and the circuit line and the tangent of the circuit line at the connection is 45° or greater, and an IC chip connecting to the electronic circuit, the IC chip and the electronic circuit being formed on a surface of the first adhesive layer, a second adhesive layer laminated for covering the electronic circuit and the IC chip, and a release agent layer formed partly at the position corresponding to a circuit section consisting of the electronic circuit and the IC chip and located at the interface between the substrate sheet and the first adhesive layer,

wherein the bypass line is formed in the middle section of the circuit line spaced from both end points of the circuit line.

2. The IC tag as claimed in claim 1 , wherein a planar projection is extended to the bypass line.

3. The IC tag as claimed in claim 1 , wherein the release agent layer is formed to cover the range of 20 to 90 percents of an area surrounded by an outside circumference.

4. The IC tag as claimed in claim 1 , wherein a release liner is formed on a surface of the second adhesive layer.

5. An IC tag which has a structure comprising a first adhesive layer laminated on a surface of a substrate sheet, an electronic circuit having a planar projection extended and an IC chip connecting to the electronic circuit, the IC chip and the electronic circuit being formed on a surface of the first adhesive layer, a second adhesive layer laminated for covering the electronic circuit and the IC chip, and a release agent layer formed partly at the position corresponding to a circuit section consisting of the electronic circuit and the IC chip and located at the interface between the substrate sheet and the first adhesive layer,

wherein at least one bypass line is formed at the position in the circuit section in which the release agent layer is formed.

6. The IC tag as claimed in claim 5 , wherein the planer projection has an area calculated according to the following formula.

S =( SW )2

(In the formula, S is an area of the planar projection, and W is a line width of the circuit line adjoining to the planar projection).

7. An IC tag which has a structure comprising a first adhesive layer laminated on a surface of a substrate sheet, on electronic circuit having a planer projection extended and an IC chip connecting to the electronic circuit, the IC chip and the electronic circuit being formed on a surface of the first adhesive layer, a second adhesive layer laminated for covering the electronic circuit and the IC chip, and a release agent layer formed partly at the position corresponding to both end portions of a circuit section consisting of the electronic circuit and the IC chip and located at the interface between the substrate sheet and the first adhesive layer,

wherein at least one of bypass line is formed at the position in the circuit section in which the release agent layer is formed.

Assignments (2)
CORRECTED COVER SHEET TO CORRECT ASSIGNEE ADDRESS, PREVIOUSLY RECORDED AT REEL/FRAME 019594/0837 (ASSIGNMENT OF ASSIGNOR'S INTEREST) Recorded Sep 21, 2007
From: MATSUSHITA, TAIGA; YAMAKAGE, MASATERU; NAKATA, YASUKAZU
To: LINTEC CORPORATION
Reel/Frame 019867/0154 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2005
From: MATSUSHITA, TAIGA; YAMAKAGE, MASATERU; NAKATA, YASUKAZU
To: LINTEC CORPORATION
Reel/Frame 019594/0837 →