IP Library Granted Patent US 7,477,106
Granted Patent B2
US 7,477,106 · App. 10/539,383 · Granted Jan 13, 2009

Power amplifier with bias control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,477,106
App. No.
10/539,383
Granted
Jan 13, 2009
Kind
B2
Abstract

A power amplifier ( 100 ) suitable for use in mobile telecommunications equipment has a first stage ( 2 ) and an optional second stage ( 2 ), each stage being provided with a bias circuit ( 4, 5 ). To provide a well-defined gain characteristic, in the first stage ( 1 ) a bias current (Ib 1 ) is fed into a signal amplifying transistor (T 1 ). The first bias circuit ( 4 ) comprises non-linear a voltage/current converter ( 41 ) coupled to a current mirror ( 40 ). To suit alternative applications, such as GSM and UMTS requiring a different bias, plural voltage/current converters ( 41, 42 ) may be provided in parallel.

Claims (21)

1. A power amplifier comprising:

a first stage including a signal amplification transistor for amplifying an input signal, the signal amplification transistor having a control electrode responsive to a bias current, and

a first bias circuit including a controlled current source for converting a gain control voltage to the bias current, wherein the bias circuit includes a non-linear voltage/current converter for converting the gain control voltage to the bias current.

2. The power amplifier according to claim 1 , wherein the non-linear voltage/current converter coupled to a current mirror for providing the bias current to the control electrode.

3. The power amplifier according to claim 2 , wherein the non-linear voltage/current converter includes at least one differential stage coupled to a reference voltage.

4. A power amplifier comprising:

a first stage for amplifying an input signal, and

a first bias circuit for providing a bias current to the first stage,

the first bias circuit including a controlled current source, and the first bias circuit being arranged for feeding its bias current to a control electrode of a signal amplification transistor of the first stage, wherein at least one bias circuit comprises two distinct voltage/current converters for converting two distinct gain control voltages.

5. The power amplifier according to claim 1 , wherein the first bias circuit further includes bias voltage means for providing a bias voltage to the first stage.

6. A power amplifier comprising:

a first stage for amplifying an input signal, and

a first bias circuit for providing a bias current to the first stage,

the first bias circuit including a controlled current source and a voltage/current converter, and the first bias circuit being arranged for feeding its bias current to a control electrode of a signal amplification transistor of the first stage, wherein in the first bias circuit an additional transistor is coupled between the voltage/current converter and the controlled current source so as to compensate for a DC current gain of the signal amplification transistor.

7. The power amplifier according claim 1 , further comprising:

a second stage for amplifying a signal output by the first stage;

a second bias circuit for providing a second stage bias current to the second stage;

a third stage for amplifying a signal output by the second stage; and

third bias circuit for providing a third stage bias current to the third stage.

8. The power amplifier according to claim 1 , wherein the power amplifier is arranged for amplifying high frequency signals.

9. A device provided with a power amplifier according to claim 1 .

Assignments (5)
CHANGE OF NAME Recorded Feb 22, 2016
From: SAMBA HOLDCO NETHERLANDS B.V.
To: AMPLEON NETHERLANDS B.V.
Reel/Frame 037876/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2015
From: NXP B.V.
To: SAMBA HOLDCO NETHERLANDS B.V.
Reel/Frame 037170/0161 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SECOND INVENTOR'S NAME PREVIOUSLY RECORDED AT REEL: 019719 FRAME: 0843. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 27, 2014
From: VAN BEZOOIJEN, ADRIANUS; PRIKHODKO, DMITRY PAVLOVICH
To: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Reel/Frame 033248/0007 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2007
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 019719/0843 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2005
From: VAN BEZOOIJEN, ADRIANUS; PRIKHODKO, MITRY PAVLOVICH
To: KONINKLIJKE PHILIPS ELECTRONICS, N.V.
Reel/Frame 017441/0052 →