IP Library Granted Patent US 7,807,999
Granted Patent B2
US 7,807,999 · App. 10/539,678 · Granted Oct 5, 2010

Array substrate, liquid crystal display apparatus having the same and method for driving liquid crystal display apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,807,999
App. No.
10/539,678
Granted
Oct 5, 2010
Kind
B2
Abstract

An array substrate includes a gate line, a data line, a switching device, a transmissive electrode, a reflective electrode and a compensating wiring. A pixel region includes first and second regions. The switching device is connected to the gate line and the data line. The transmissive electrode is connected to the switching device. The transmissive electrode is formed in the first region. The reflective electrode is insulated from the transmissive electrode. The reflective electrode is formed in the second region that is adjacent to the first region. The compensating wiring is connected to the switching device. The compensating wiring faces the reflective electrode in the second region with an insulation layer interposed therebetween. Thus, both of a reflectivity of the reflective electrode and a transmissivity of the transmissive electrode are enhanced simultaneously, while the liquid crystal display apparatus maintains a uniform cell gap.

Claims (15)

1. An array substrate comprising:

a first gate line;

a second gate line that is electrically insulated from the first gate line;

a data line crossing the first and second gate lines to define a pixel region that includes first and second regions;

a first switching device that is electrically connected to the first gate line and the data line;

a second switching device that is electrically connected to the second gate line;

a transmissive electrode that is electrically connected to the second switching device, the transmissive electrode being formed in the first region;

a reflective electrode that is electrically insulated from the transmissive electrode, the reflective electrode being formed in the second region that is adjacent to the first region; and

a compensating wiring that is electrically connected to the first switching device, the same compensating wiring facing the reflective electrode and the transmissive electrode with an insulation layer interposed between the compensating wiring and the reflective electrode and between the compensating wiring and the transmissive electrode.

2. The array substrate of claim 1 , wherein the first switching device corresponds to a first thin film transistor including a gate electrode that is electrically connected to the second gate line, a source electrode that is electrically connected to the data line, and a drain electrode that is electrically connected to the compensating wiring.

3. The array substrate of claim 1 , wherein the second switching device corresponds to a second thin film transistor including a gate electrode that is electrically connected to the first gate line, a source electrode that is electrically connected to a ground voltage, and a drain electrode that is electrically connected to the transmissive electrode.

4. The array substrate of claim 1 , wherein the second switching device corresponds to the second thin film transistor including a gate electrode that is electrically connected to the first gate line, a source electrode that is electrically connected to the data line, and a drain electrode that is electrically connected to the transmissive electrode and the compensating wiring.

5. The array substrate of claim 1 , further comprising a circuit for allowing the first gate line to maintain a first driving signal until the second gate line receives a second driving signal.

6. The array substrate of claim 1 , wherein the compensating wiring and the data line are formed from a same layer.

7. The array substrate of claim 3 , further comprising a third thin film transistor that includes a gate electrode that is electrically connected to the first gate line, a source electrode that is electrically connected to the data line, and a drain electrode that is electrically connected to the compensating wiring.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029045/0860 →