IP Library Granted Patent US 7,453,452
Granted Patent B2
US 7,453,452 · App. 10/540,726 · Granted Nov 18, 2008

Connecting a display

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,453,452
App. No.
10/540,726
Granted
Nov 18, 2008
Kind
B2
Abstract

A system comprises a display ( 1 ) with a substrate ( 16 ) and a carrier ( 2 ). The display ( 1 ) comprises pixels ( 11 ) and display conductors ( 12 ) which supply display signals (DS) to the pixels ( 11 ). The carrier ( 2 ) comprises carrier conductors ( 20 ) for carrying input signals (IS). The display conductors ( 12 ) and the carrier conductors ( 20 ) are positioned with respect to each other to obtain capacitors (C) between corresponding ones of the display conductors ( 12 ) and the carrier conductors ( 20 ) to capacitively transfer the input signals (IS) on the carrier conductors ( 20 ) to the display conductors ( 12 ).

Claims (19)

1. A system comprising a carrier and a matrix display with a substrate and display pixels,

the matrix display comprising display conductors for supplying display signals to the display pixels,

the carrier comprising carrier conductors for carrying input signals, wherein the system further comprises means for transport of the input signals from the carrier conductors of the carrier to the display conductors of the display via the substrate, wherein said means for transport are formed such that the display conductors and the carrier conductors are positioned at opposite sides of the substrate with respect to each other to obtain a capacitor or mutually coupled inductors between associated ones of the display conductors and the carrier conductors, to capacitively or inductively transfer the input signals on the carrier conductors to the display conductors, the substrate forming a dielectric medium of the capacitor or a magnetic medium of a transformer.

2. A system as claimed in claim 1 , wherein a thickness of the substrate is less than 250 micron.

3. A system as claimed in claim 1 , wherein the substrate comprises glass or plastic.

4. A system as claimed in claim 1 , wherein the substrate is flexible.

5. A system as claimed in claim 1 , wherein associated ones of the carrier conductors and the display conductors have pads which are oppositely positioned to form the capacitor.

6. A system as claimed in claim 1 , wherein the display comprises a further substrate, the first mentioned substrate and the further substrate sandwiching the display pixels, a strip of glue being provided at edges of the first mentioned substrate and the further substrate for mechanically connecting the first mentioned substrate and the further mentioned substrate, the means for capacitive or inductive transport being arranged coincident with the strip of glue.

7. A system as claimed in claim 1 , wherein the display comprises a buffer with a buffer input coupled to one of the display conductors to receive an associated one of the capacitively or inductively coupled input signals and a buffer output to supply the associated one of the display signals to the associated one of the display pixels, the buffer comprises a transistor having a control electrode for receiving the capacitively, inductively, or optically coupled input signals.

8. A system as claimed in claim 7 , wherein the buffer comprises a first transistor, a second transistor, and a third transistor, the first transistor has a control electrode coupled to the buffer input to receive the input signal, a first main electrode coupled to a first voltage level, and a second main electrode coupled to the buffer output to supply the display signal, the second transistor has a control electrode coupled to receive a clock signal, a first main electrode coupled to the buffer output, and a second main electrode coupled to a second voltage level being different than the first voltage level, and the third transistor has a control electrode coupled to receive the clock signal, a first main electrode coupled to the buffer input, and a second main electrode coupled to the second voltage level.

9. A system as claimed in claim 1 , wherein the display pixels are arranged in a matrix of columns and rows, the system further comprising a shift register for successively selecting a line of the pixels, or to supply a line of data to selected pixels, both in either the direction of the columns or the rows.

10. A system as claimed in claim 1 , wherein the input signals comprise a clock signal and/or a reference level.

11. A system as claimed in claim 1 , wherein the system comprises means for capacitively or inductively coupling power to the display.

12. A system as claimed in claim 11 , wherein the means for capacitively or inductively coupling comprises two cooperating pads arranged at opposite sides of the substrate, and having an area to obtain a capacitor which is substantially larger than a capacitor required to transfer the input signals from the carrier conductors to the display conductors.

13. A system as claimed in claim 11 , wherein the means for capacitively or inductively coupling comprises two cooperating inductors arranged as tracks at opposite sides of the substrate.

14. A system as claimed in claim 13 , wherein the two cooperating inductors each form a closed loop.

15. A display apparatus comprising a system as claimed in claim 1 .

16. A display comprising one of the two cooperating pads as claimed in claim 12 , the display further comprises a rectifier for rectifying an AC-voltage when present at the one of the two cooperating pads.

17. A display comprising one of the two cooperating inductors as claimed in claim 13 , the display further comprises a rectifier for rectifying an AC-voltage when present at the one of the two cooperating inductors.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2016
From: CREATOR TECHNOLOGY B.V.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 038214/0991 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2011
From: POLYMER VISION LIMITED
To: CREATOR TECHNOLOGY B.V.
Reel/Frame 026365/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2007
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: POLYMER VISION LIMITED
Reel/Frame 019698/0077 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 24, 2005
From: HUITEMA, HJAIMAR E.A.; CIRKEL, PETER A.; CANTATORE, EUGENIO
To: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Reel/Frame 017534/0952 →