IP Library Patent Application 10545578
Patent Application
App. No. 10/545,578

Atm switch for use in w-cdma

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
10/545,578
Abstract

An ATM switch for use in a W-CDMA comprises two boards, thereby reducing the number of boards in order to increase the usability of rack space while mitigating the manufacturing costs. The ATM switch comprises a WSFA board for providing 16×16 LUDS ports of 155 Mbps and a throughput of 2.5 Gbit/s. The ATM switch h f further comprises a WLIA board for interfacing a UTOPIA interface with an OC-3c signal upon receiving an LUDA signal. The ATM switch is connected to a RAS-N block, a RAS-B block, a RAS-T block, an SCP block and a RCS block in order to perform a control function and to provide a path of call traffic.

Claims (9)

1 . An Asynchronous Transfer Mode (ATM) switch for use in a Wideband-Code Division Multiple Access (W-CDMA), comprising:

a W-CDMA ATM switch fabric assembly (WSFA) board, wherein the WSFA board comprises a UNI interfacing unit for performing a line interfacing function through connecting to a W-CDMA link interface assembly (WLIA) board by a low voltage differential signaling (LVDS) and for interfacing an LVDS interface with a universal test and operations PHY interface for ATM (UTOPIA)-2 interface; a traffic control unit for performing a header translation function and a multicasting function for input/output ATM cells, for interfacing a physical layer with the UTOPIA-2 interface and for communicating nibble-wide data of 50 Mega-Hertz (MHz) with an upper-level layer in hierarchy; an ATM switching unit for switching incoming ATM cells; a clock generating unit for generating a synchronized clock required by functional blocks through using other synchronized clocks and a phase-locked loop (PLL); a peripheral signal control unit for performing an address decoding function, for performing a reset control function and for collecting and generating various interrupts in a printed board assembly (PBA); and a peripheral control unit for controlling an entire board; and

the WLIA board for interfacing a UTOPIA interface with an OC-3c signal upon receiving an LVDS signal,

wherein the ATM switch is implemented on an ATM switch control processor (AIS) block in a radio network controller subsystem (RNC) of a W-CDMA system.

2 . The switch of claim 1 wherein the WLIA board further comprises:

a UNI interfacing unit for performing a line interfacing function by connecting to the WSFA board through the LVDS and for interfacing an LVDS interface with the UTOPIA-2 interface;

an ATM processing unit for performing a virtual path identifier (VPI)/a virtual channel identifier (VCI) address translation function, a quadrature amplitude modulation (QAM) processing function, a cell appending function and for interfacing the physical layer with the UTOPIA-2 interface;

a clock generating unit for generating a synchronized clock required by functional blocks through using other synchronized clock and the PLL; and

a peripheral signal control unit for performing an address decoding function and a reset control function and for collecting and generating the various interrupts in the PBA.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2006
From: JANG, CHEOL HYUN, MR.
To: HYUNDAI SYSCOMM, INC.
Reel/Frame 018424/0822 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2006
From: HYUNDAI SYSCOMM, INC.
To: UTSTARCOM KOREA LIMITED
Reel/Frame 018424/0902 →